wzp21142 / mips-cpu-and-microsystemLinks
基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.
☆16Updated 4 years ago
Alternatives and similar repositories for mips-cpu-and-microsystem
Users that are interested in mips-cpu-and-microsystem are comparing it to the libraries listed below
Sorting:
- risc-v 单周期和流水线cpu设计, 基于miniRV-1指令集,语言verilog☆7Updated 2 years ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆39Updated 4 years ago
- 体系结 构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆81Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆23Updated last year
- riscv指令集,单周期以及五级流水线CPU☆68Updated 5 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 单周期 8指令 MIPS32CPU☆91Updated 2 years ago
- 用verilog设计8位cpu☆7Updated 5 years ago
- 《自己动手写CPU》一书附带的文件☆82Updated 7 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- Mips五级流水线CPU☆40Updated 2 years ago
- 从零开始设计一个CPU (Verilog)☆57Updated 4 years ago
- Verilog实现的简单五级流水线CPU,开发平台:Nexys3☆40Updated 9 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆47Updated 3 years ago
- A simple RISC-V CPU written in Verilog.☆63Updated 9 months ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆112Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆135Updated 11 months ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆26Updated 4 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- 计算机体系结构课程☆18Updated 6 years ago
- 单周期CPU设计与实现☆13Updated 2 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 5 years ago
- 中山大学计算机组成原理实验 (2018 秋):用 Verilog 设计并实现的简易单周期和多周期 CPU☆97Updated 4 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写CPU》实现,开发板为Nexys4 DDR☆33Updated last year
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- 计算机组成原理的实验,包括单周期CPU和五级流水线CPU的verilog实现☆35Updated 3 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆28Updated 2 years ago