wzp21142 / mips-cpu-and-microsystem

基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.

☆18

Alternatives and similar repositories for mips-cpu-and-microsystem:

Users that are interested in mips-cpu-and-microsystem are comparing it to the libraries listed below

RegiaYoung / RISC-V-CPU
记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU
☆12Updated 3 years ago
Lyncien / RISC-V-32I
体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
☆77Updated 5 years ago
rave1sking / single_cycle_RISCV_CPU_Design-32bit
Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
☆38Updated 4 years ago
cebarobot / UCAS-CALab-mycpu_verify
计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
☆28Updated 3 years ago
Tan-YiFan / DigitalLogic-Autumn2020
复旦大学数字逻辑与部件设计实验 2020秋
☆47Updated 3 years ago
spokeyjoe / LoongArchCPU
A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
☆23Updated 10 months ago
1Allison / 8bit-RISC-CPU
用verilog设计8位cpu
☆7Updated 4 years ago
TCL606 / MipsPipeline
Mips五级流水线CPU
☆37Updated 2 years ago
CherryYang05 / OpenMIPS_CPU
基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽
☆21Updated 5 years ago
Azalea8 / riscv_cpu
riscv指令集，单周期以及五级流水线CPU
☆54Updated 3 months ago
luyufan498 / CPU_start_from_0
从零开始设计一个CPU (Verilog)
☆55Updated 4 years ago
wlf1998 / CA
计算机体系结构课程
☆18Updated 5 years ago
Z-Y00 / Examples-in-book-write-your-own-cpu
《自己动手写CPU》一书附带的文件
☆80Updated 7 years ago
MUrielleMU / single-cycle-CPU
单周期CPU设计与实现
☆12Updated 2 years ago
LSTM-Kirigaya / ComputerDesignExperiment
计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现
☆34Updated 3 years ago
Jed-Z / computer-organization-lab
中山大学计算机组成原理实验 (2018 秋)：用 Verilog 设计并实现的简易单周期和多周期 CPU
☆96Updated 4 years ago
xiazhuo / nscc2022_personal
NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
☆64Updated last year
qing-2 / CPU
单周期 8指令 MIPS32CPU
☆90Updated 2 years ago
cebarobot / UCAS-CALab-mycpu_axi_verify
计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
☆13Updated 4 years ago
cquwei-cx / cpu20220108
MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
☆11Updated 3 years ago
liuqdev / 8-bits-RISC-CPU-Verilog
Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
☆145Updated 6 years ago
VenciFreeman / RISC-V
A simple RISC-V CPU written in Verilog.
☆62Updated 8 months ago
cebarobot / UCAS-Computer-Architecture-Lab
计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》工程环境及 RTL 代码合集
☆18Updated 3 years ago
gzzyyxh / Quafu
A small SoC with a pipeline 32-bit RISC-V CPU.
☆63Updated 2 years ago
SocialistDalao / UltraMIPS_NSCSCC
UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
☆131Updated 10 months ago
NSCSCC-2020-Fudan / FDU1.1-NSCSCC
复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
☆43Updated 4 years ago
Yvan-xy / verilog-doc
All About HDL
☆38Updated 5 years ago
CherrySprings / CherrySprings
☆18Updated last year
15947470421 / digital_IC_experiment
我设计了一些数字集成电路的教学实验，供大家学习~
☆25Updated 3 months ago
yuankong11 / MIPS_CPU
一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU
☆11Updated 5 years ago