wzp21142 / mips-cpu-and-microsystemLinks
基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.
☆16Updated 4 years ago
Alternatives and similar repositories for mips-cpu-and-microsystem
Users that are interested in mips-cpu-and-microsystem are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令 ,转发,冒险检测,Cache,分支预测器☆85Updated 5 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆29Updated 4 years ago
- 计算机体系结构课程☆18Updated 6 years ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆42Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆51Updated 3 years ago
- 单周期 8指令 MIPS32CPU☆91Updated 3 years ago
- 从零开始设计一个CPU (Verilog)☆59Updated 4 years ago
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆117Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Updated 4 years ago
- FPGA实现各种小游戏,学习并快乐着☆75Updated 3 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆150Updated 6 years ago
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- Mips五级流水线CPU☆42Updated 2 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Updated 7 years ago
- ☆20Updated 3 years ago
- 《自己动手写CPU》一书附带的文件☆87Updated 7 years ago
- A simple RISC-V CPU written in Verilog.☆66Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- ☆84Updated 2 months ago
- ☆18Updated 2 years ago
- 通过学习《自己动手写CPU》,将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水线结构),简化成单指令周期实现的处理器☆207Updated 3 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- Basic floating-point components for RISC-V processors☆10Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Updated 3 years ago
- all kind of notes, I maybe sort this in the future☆13Updated 3 weeks ago