wzp21142 / mips-cpu-and-microsystemLinks
基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.
☆17Updated 4 years ago
Alternatives and similar repositories for mips-cpu-and-microsystem
Users that are interested in mips-cpu-and-microsystem are comparing it to the libraries listed below
Sorting:
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆86Updated 6 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Updated 3 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆34Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated last year
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆42Updated 5 years ago
- 计算机体系结构课程☆19Updated 6 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 6 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- all kind of notes, I maybe sort this in the future☆13Updated 5 months ago
- ☆19Updated 2 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆120Updated 5 years ago
- 单周期 8指令 MIPS32CPU☆96Updated 3 weeks ago
- ☆20Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Updated 6 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last month
- 使用verilog编写sdram控制器☆12Updated 6 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆33Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Updated 8 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Updated 2 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（ 龙芯杯）获二等奖，全国第四☆17Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆41Updated 5 years ago
- DDR3 function verification environment in UVM☆26Updated 7 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆15Updated 3 years ago