wzp21142 / mips-cpu-and-microsystemLinks
基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.
☆16Updated 4 years ago
Alternatives and similar repositories for mips-cpu-and-microsystem
Users that are interested in mips-cpu-and-microsystem are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆29Updated 4 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- 使用verilog编写sdram控制器☆12Updated 6 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆17Updated 6 years ago
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆42Updated 4 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆14Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Updated this week
- ☆18Updated 2 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆20Updated 3 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Updated 7 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆21Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 5 years ago
- ☆16Updated 3 years ago
- UVM examples☆11Updated 10 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆11Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- 计算机体系结构课程☆18Updated 6 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆151Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Updated 3 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago