wzp21142 / mips-cpu-and-microsystemLinks
基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.
☆16Updated 4 years ago
Alternatives and similar repositories for mips-cpu-and-microsystem
Users that are interested in mips-cpu-and-microsystem are comparing it to the libraries listed below
Sorting:
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆42Updated 4 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 4 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆86Updated 5 years ago
- 计算机体系结构课程☆18Updated 6 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 9 months ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Updated last month
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单 结构和Verilog实现。☆151Updated 6 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆15Updated 4 years ago
- 使用verilog编写sdram控制器☆12Updated 6 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Updated 6 years ago
- ☆18Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆15Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- 重庆大学计算机组成原理、硬件综合设计实验材料☆37Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆116Updated 5 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆18Updated 4 years ago
- 单周期 8指令 MIPS32CPU☆92Updated 3 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- ☆21Updated 4 years ago
- Basic floating-point components for RISC-V processors☆10Updated 8 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆28Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- NUDT 高级体系结构实验☆35Updated last year
- ☆20Updated 3 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago