Z-Y00/Examples-in-book-write-your-own-cpu external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Z-Y00/Examples-in-book-write-your-own-cpu

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Z-Y00/Examples-in-book-write-your-own-cpu)

Close

Z-Y00 / Examples-in-book-write-your-own-cpuView on GitHubMore

• External links
• Readme badge

《自己动手写CPU》一书附带的文件

☆88Mar 1, 2018Updated 8 years ago

Alternatives and similar repositories for Examples-in-book-write-your-own-cpu

Users that are interested in Examples-in-book-write-your-own-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• zach0zhang / Single_instruction_cycle_OpenMIPS

  View on GitHub
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆210Mar 2, 2022Updated 4 years ago
• muzilinxi90 / OpenMIPS

  View on GitHub
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Mar 4, 2017Updated 9 years ago
• MashPlant / compiler-train-19

  View on GitHub
  Course homework & project for compiler-train-19.
  ☆21Jan 6, 2020Updated 6 years ago
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 3 years ago
• DeathWish5 / ucore-Tutorial

  View on GitHub
  Rebuilding ...
  ☆11Apr 20, 2021Updated 5 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• MashPlant / Router-Lab

  View on GitHub
  THU network principle project.
  ☆20Jan 23, 2020Updated 6 years ago
• rbarzic / nanorv32

  View on GitHub
  A small 32-bit implementation of the RISC-V architecture
  ☆34Aug 21, 2026Updated 2 months ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆11Jul 17, 2014Updated 12 years ago
• jackyangNJ / SimMIPS

  View on GitHub
  a MIPS-based embedded system on FPGA
  ☆10Mar 10, 2017Updated 9 years ago
• ClazyChen / Table-Tennis-Rankings

  View on GitHub
  A better Table Tennis Rankings Algorithm than ITTF/WTT, using ELO Algorithm with special corrections. 基于ELO算法和修正模型得到的乒乓球世界排名，相对ITTF/WTT的排…
  ☆15Oct 27, 2026Updated last week
• lvyufeng / step_into_mips

  View on GitHub
  一步一步写MIPS CPU
  ☆886Jun 5, 2026Updated 4 months ago
• gzhy5111 / cpu

  View on GitHub
  《自己动手写CPU》
  ☆21Sep 6, 2021Updated 5 years ago
• DeathWish5 / rCore_tutorial_tests

  View on GitHub
  rCore_tutorial_tests
  ☆12Aug 8, 2021Updated 5 years ago
• tsreaper / verilog-gobang-game-with-ai

  View on GitHub
  My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
  ☆12May 14, 2017Updated 9 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• decaf-lang / minidecaf

  View on GitHub
  The MiniDecaf compilers.
  ☆67Jan 16, 2021Updated 5 years ago
• ARM-software / sysarch-acs

  View on GitHub
  Arm System Architecture: Architecture Compliance Suite
  ☆23Updated this week
• ucb-bar / compress-acc

  View on GitHub
  ☆14Aug 31, 2025Updated last year
• xiazhuo / nscc2022_personal

  View on GitHub
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆75Mar 19, 2024Updated 2 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆31Apr 25, 2016Updated 10 years ago
• kevinhoang90 / softmax_rtl

  View on GitHub
  ☆11Nov 22, 2025Updated 11 months ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• milkv-vega / vega-buildroot-sdk

  View on GitHub
  Milk-V Vega Official buildroot SDK
  ☆18Apr 2, 2026Updated 7 months ago
• RV-AT / PVS464

  View on GitHub
  ☆20Aug 10, 2020Updated 6 years ago
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• lhn-zhng / NSCSCC-2023-mips

  View on GitHub
  2023龙芯杯mips赛道作品
  ☆14Dec 23, 2023Updated 2 years ago
• Xilinx / kria-dfx-hw

  View on GitHub
  ☆12Mar 24, 2023Updated 3 years ago
• zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-project

  View on GitHub
  Spiking Neural Network Accelerator
  ☆15May 18, 2022Updated 4 years ago
• JeremyJiWZ / FPGA

  View on GitHub
  computer hardware system including ps2/vga with tank war game in verilog and mips
  ☆21Oct 21, 2015Updated 11 years ago
• TheMozg / spi-amba-simulation

  View on GitHub
  ITMO SystemC & Verilog assignments - AMBA AHB and SPI
  ☆22Jan 14, 2018Updated 8 years ago
• alexswo / FlappyBird

  View on GitHub
  Flappy Bird on Verilog
  ☆15Jun 6, 2023Updated 3 years ago
• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 6 years ago
• mshll / DDR5-Memory-Controller-Scheduler

  View on GitHub
  A simulator for the memory controller scheduler of a 12-core, 4.8 GHz processor using a DDR5 DIMM. It supports multiple DRAM scheduling a…
  ☆14Dec 6, 2023Updated 2 years ago
• NingHeChuan / Open-FPGA

  View on GitHub
  Devotes to open source FPGA
  ☆28May 9, 2020Updated 6 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• vul337 / cfi-eval

  View on GitHub
  ☆23Nov 12, 2020Updated 5 years ago
• MashPlant / db

  View on GitHub
  A database management system implemented in Rust from scratch.
  ☆20Jul 24, 2021Updated 5 years ago
• lastweek / SpinalGPU

  View on GitHub
  A Vibed GPU written in SpinalHDL
  ☆18Mar 31, 2026Updated 7 months ago
• cassuto / nano-cpu32k

  View on GitHub
  Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
  ☆56Aug 14, 2024Updated 2 years ago
• suisuisi / gamegirl

  View on GitHub
  fpga based nes box
  ☆35Nov 9, 2021Updated 4 years ago
• jiegec / Projects

  View on GitHub
  A summary of my projects
  ☆48Oct 8, 2026Updated 3 weeks ago
• sequencer / t1-micro58ae

  View on GitHub
  ☆17Aug 26, 2025Updated last year