Z-Y00/Examples-in-book-write-your-own-cpu external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Z-Y00/Examples-in-book-write-your-own-cpu

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Z-Y00/Examples-in-book-write-your-own-cpu)

Close

Z-Y00 / Examples-in-book-write-your-own-cpuView on GitHubMore

• External links
• Readme badge

《自己动手写CPU》一书附带的文件

☆87Mar 1, 2018Updated 8 years ago

Alternatives and similar repositories for Examples-in-book-write-your-own-cpu

Users that are interested in Examples-in-book-write-your-own-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• zach0zhang / Single_instruction_cycle_OpenMIPS

  View on GitHub
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆210Mar 2, 2022Updated 4 years ago
• MashPlant / compiler-train-19

  View on GitHub
  Course homework & project for compiler-train-19.
  ☆20Jan 6, 2020Updated 6 years ago
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 2 years ago
• MashPlant / Router-Lab

  View on GitHub
  THU network principle project.
  ☆19Jan 23, 2020Updated 6 years ago
• yufeiran / OpenMIPS

  View on GitHub
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆34Mar 10, 2024Updated 2 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• muzilinxi90 / OpenMIPS

  View on GitHub
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Mar 4, 2017Updated 9 years ago
• lvyufeng / step_into_mips

  View on GitHub
  一步一步写MIPS CPU
  ☆859Aug 4, 2021Updated 4 years ago
• gzhy5111 / cpu

  View on GitHub
  《自己动手写CPU》
  ☆20Sep 6, 2021Updated 4 years ago
• DeathWish5 / rCore_tutorial_tests

  View on GitHub
  rCore_tutorial_tests
  ☆11Aug 8, 2021Updated 4 years ago
• decaf-lang / minidecaf

  View on GitHub
  The MiniDecaf compilers.
  ☆67Jan 16, 2021Updated 5 years ago
• ruanshihai / CPU

  View on GitHub
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆40Jul 9, 2015Updated 10 years ago
• xiazhuo / nscc2022_personal

  View on GitHub
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆75Mar 19, 2024Updated 2 years ago
• rbarzic / nanorv32

  View on GitHub
  A small 32-bit implementation of the RISC-V architecture
  ☆32Apr 10, 2026Updated 3 weeks ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• lijyhh / LEGv8

  View on GitHub
  A simple implementation about LEGv8 instruction set using Verilog HDL.
  ☆12May 8, 2022Updated 3 years ago
• vul337 / cfi-eval

  View on GitHub
  ☆22Nov 12, 2020Updated 5 years ago
• siyueyinghua / UVMInPracticesByZhangQiang

  View on GitHub
  《UVM实战》书本源代码和UVM 1.1d源码及Doc
  ☆42Mar 7, 2021Updated 5 years ago
• efJerryYang / physics-lab-II

  View on GitHub
  大物实验数据、公式和讨论题答案
  ☆10Nov 5, 2022Updated 3 years ago
• AshivDhondea / SORADSIM

  View on GitHub
  Space Object RADar SIMulator
  ☆12May 31, 2020Updated 5 years ago
• akzare / HardORB

  View on GitHub
  TCP/IP and UDP/IP protocol stack off-loading
  ☆19Aug 9, 2020Updated 5 years ago
• zwhexplorer / Spiking-Neural-Network-Accelerator-EE552-project

  View on GitHub
  Spiking Neural Network Accelerator
  ☆15May 18, 2022Updated 3 years ago
• PiNengShaoNian / diy-x86os

  View on GitHub
  李述铜老师的操作系统课
  ☆12Aug 13, 2023Updated 2 years ago
• cassuto / nano-cpu32k

  View on GitHub
  Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
  ☆56Aug 14, 2024Updated last year
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• mcdragon / PeriodicMove

  View on GitHub
  This is the source code for “PeriodicMove: Shift-aware Human Mobility Recovery with Graph Neural Network” accepted by CIKM 2021.
  ☆13Sep 21, 2021Updated 4 years ago
• RicardoNid / ChainsawOld

  View on GitHub
  ☆24Oct 1, 2022Updated 3 years ago
• D0ot / glec2

  View on GitHub
  A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL
  ☆10Jul 5, 2021Updated 4 years ago
• ralsei / six-eyes

  View on GitHub
  A work-in-progress structure editor for the cooltt proof assistant.
  ☆18Jul 28, 2022Updated 3 years ago
• jiegec / Projects

  View on GitHub
  A summary of my projects
  ☆49Dec 29, 2025Updated 4 months ago
• mishrasunny174 / SROP

  View on GitHub
  A repository containing sample srop exploits and vulnerable binaries.
  ☆12Sep 17, 2019Updated 6 years ago
• omega-rg / Cache-Controller

  View on GitHub
  Two Level Cache Controller implementation in Verilog HDL
  ☆62Jul 9, 2020Updated 5 years ago
• fshanCoder / rucbase-lab

  View on GitHub
  a lab from ruc base
  ☆13Jan 24, 2023Updated 3 years ago
• decaf-lang / minidecaf-tests

  View on GitHub
  The MiniDecaf test cases.
  ☆18May 15, 2025Updated 11 months ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• ptracton / AXI_BFM

  View on GitHub
  AXI4 BFM in Verilog
  ☆37Dec 13, 2016Updated 9 years ago
• CustomizableComputingLab / PYNQ_softmax

  View on GitHub
  achieve softmax in PYNQ with heterogeneous computing.
  ☆14Nov 1, 2018Updated 7 years ago
• janweinstock / or1kmvp

  View on GitHub
  An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM
  ☆16Mar 25, 2025Updated last year
• Yawei-Ding / ysyx_riscv64_cpu

  View on GitHub
  ☆77Apr 23, 2023Updated 3 years ago
• asinghani / crypto-accelerator-builds

  View on GitHub
  Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).
  ☆11Jan 13, 2021Updated 5 years ago
• TranThienDat-Nguyen / RFS-cell-tracking

  View on GitHub
  ☆13Jun 13, 2022Updated 3 years ago
• ultraembedded / core_axi_cache

  View on GitHub
  128KB AXI cache (32-bit in, 256-bit out)
  ☆56May 10, 2021Updated 4 years ago