Alternatives and similar repositories for ucoreonrv

Users that are interested in ucoreonrv are comparing it to the libraries listed below

• Time-nie / Computer-Networks

  View on GitHub
  NKU-COSC0010-计算机网络
  ☆10Dec 8, 2024Updated last year
• TianhuaTao / uCore-SMP

  View on GitHub
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Jun 3, 2022Updated 3 years ago
• oscomp / proj0-contest-and-lab-for-os-course

  View on GitHub
  操作系统课程实验设计
  ☆12Mar 16, 2025Updated 11 months ago
• Minres / HIFIVE1-VP

  View on GitHub
  A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS
  ☆14Jan 30, 2024Updated 2 years ago
• CASR-HKU / AGNA-FCCM2023

  View on GitHub
  ☆12Nov 24, 2023Updated 2 years ago
• kyaso / py-v

  View on GitHub
  A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.
  ☆18Aug 27, 2025Updated 5 months ago
• DeathWish5 / ucore-Tutorial

  View on GitHub
  Rebuilding ...
  ☆11Apr 20, 2021Updated 4 years ago
• yichao-yuan-99 / Vortex

  View on GitHub
  ☆14Mar 7, 2025Updated 11 months ago
• ton / vim-alternate

  View on GitHub
  Quickly switch between alternate files in Vim, similar to a.vim, but more flexible
  ☆15Oct 22, 2024Updated last year
• jha-lab / codebench

  View on GitHub
  [TECS'23] A project on the co-design of Accelerators and CNNs.
  ☆21Dec 10, 2022Updated 3 years ago
• yonseicasl / NPUsim

  View on GitHub
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆46Jan 2, 2025Updated last year
• Nelson-Cheung / yatsenos-riscv

  View on GitHub
  Rebuild YatSenOS On RISC-V 64.
  ☆22Jan 6, 2022Updated 4 years ago
• rustsbi / rustsbi-tutorial

  View on GitHub
  rustsbi 开发教程
  ☆42Mar 6, 2023Updated 2 years ago
• MashPlant / compiler-train-19

  View on GitHub
  Course homework & project for compiler-train-19.
  ☆20Jan 6, 2020Updated 6 years ago
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Updated this week
• AIC2021 / AIC2021_TPU_Template

  View on GitHub
  Template for project1 TPU
  ☆23May 1, 2021Updated 4 years ago
• zhenghaoz / ucore

  View on GitHub
  uCore Operating System Lab
  ☆48Jul 8, 2017Updated 8 years ago
• MashPlant / Router-Lab

  View on GitHub
  THU network principle project.
  ☆19Jan 23, 2020Updated 6 years ago
• Trinkle23897 / os2019

  View on GitHub
  操作系统 2019 ucore labs
  ☆49Jun 9, 2019Updated 6 years ago
• lllibano / SystolicArray

  View on GitHub
  A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.
  ☆31Aug 28, 2025Updated 5 months ago
• Liurunda / riscv64-ucore

  View on GitHub
  public repository for 2020 operating system course project "riscv64-ucore"
  ☆23Jun 5, 2020Updated 5 years ago
• Time-nie / SysY-Compiler

  View on GitHub
  NKU-COSC0017-编译系统原理
  ☆25Jan 22, 2023Updated 3 years ago
• IPADS-DuVisor / kvm-tutorial

  View on GitHub
  ☆23Jun 14, 2023Updated 2 years ago
• jiegec / rocket-chip-vcu128

  View on GitHub
  Run Rocket Chip on VCU128
  ☆30Oct 21, 2025Updated 3 months ago
• jhoecmu / ooo-beta

  View on GitHub
  ☆12Aug 12, 2022Updated 3 years ago
• cccriscv / mini-riscv-os

  View on GitHub
  Build a minimal multi-tasking OS kernel for RISC-V from scratch
  ☆490May 24, 2023Updated 2 years ago
• edgarigl / tlmu

  View on GitHub
  TLMu - Transaction Level eMulator
  ☆36Nov 27, 2014Updated 11 years ago
• cccriscv / riscv_to_os_book

  View on GitHub
  在 RISC-V 處理器上設計作業系統 -- 程式碼+電子書
  ☆33Jul 11, 2021Updated 4 years ago
• bootleq / vim-cycle

  View on GitHub
  Cycle text within predefined candidates.
  ☆35Oct 25, 2025Updated 3 months ago
• JiaLongLiLi / continuum-robot

  View on GitHub
  ☆15Jun 13, 2025Updated 8 months ago
• rustsbi / fast-trap

  View on GitHub
  快速陷入处理
  ☆39Jan 22, 2026Updated 3 weeks ago
• ring00 / bbl-ucore

  View on GitHub
  uCore OS Labs on Berkeley bootloader
  ☆38Feb 1, 2018Updated 8 years ago
• qyxf / lec-on-LaTeX

  View on GitHub
  LaTeX 入门讲座资料
  ☆10Sep 29, 2019Updated 6 years ago
• wjoeyzhewei / Alpha64_R10000_Superscalar_Processor

  View on GitHub
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆11May 6, 2019Updated 6 years ago
• lishuhuakai / Regular-Expression

  View on GitHub
  一个简易的正则表达式引擎!
  ☆10Apr 9, 2017Updated 8 years ago
• cccnqu / co106a

  View on GitHub
  計算機結構 -- Nand2tetris Part I (金門大學 / 資訊工程系 106 上學期 )
  ☆12Dec 21, 2017Updated 8 years ago
• ys1998 / spsim

  View on GitHub
  Simulator for a superscalar processor with dynamic scheduling and branch prediction
  ☆15Nov 23, 2018Updated 7 years ago
• hsufit / RISCV-SIM

  View on GitHub
  A risc-v simulator based on SystrmC
  ☆14Jan 7, 2022Updated 4 years ago
• 0Nera / mini_fasm_os

  View on GitHub
  ☆10Nov 26, 2020Updated 5 years ago