RvOSLab / lzu_oslab
A simple OS running on RISC-V for education
☆23Updated last year
Alternatives and similar repositories for lzu_oslab:
Users that are interested in lzu_oslab are comparing it to the libraries listed below
- RISC-V Open Source Supervisor Binary Interface☆10Updated 3 years ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆36Updated last week
- ☆122Updated this week
- RuyiSDK Package Manager☆21Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆115Updated 5 months ago
- Port XV6 to K210 board!☆136Updated 3 years ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆86Updated 5 months ago
- LoongArch Opcodes (unofficially compiled list)☆38Updated 3 months ago
- Project magament for porting openEuler to RISC-V☆33Updated last year
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆47Updated 7 months ago
- The seL4 microkernel with loongarch support, see official repositories at https://github.com/seL4☆18Updated 2 years ago
- HITsz LUG 周报☆20Updated last year
- PLCT工具箱☆31Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 2021年OS比赛获奖赛题（文档/代码开源），可用于2022年参赛同学的学习和提高☆48Updated 3 years ago
- ☆13Updated this week
- riscv64 opensbi baremetal☆10Updated 4 years ago
- 在自制 RISC-V CPU 和 x86 上运行的现代俄罗斯方块 / Modern tetris that runs on self-made RISC-V CPU and x86 machines.☆19Updated 2 years ago
- PLCT实验室实习生社区。☆234Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 4 months ago
- ☆11Updated 9 months ago
- RISC-V VM in Bash☆24Updated 11 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆77Updated last year
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- ☆26Updated 2 years ago
- A simple CPU design based on RV32I instruction set and Xilinx FPGA☆10Updated 2 years ago
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆83Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆36Updated last month
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago