An RTL implementation of a SIMT GPU Core
☆32Jun 18, 2026Updated last month
Alternatives and similar repositories for SmolGPU
Users that are interested in SmolGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆27Jan 24, 2026Updated 6 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated last year
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆70Jan 30, 2026Updated 6 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog file list pruner☆19Aug 2, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆34Mar 28, 2026Updated 4 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- Virtual Machines Experimentation Sandbox 2☆15Feb 25, 2024Updated 2 years ago
- ☆15Apr 24, 2023Updated 3 years ago
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆20Updated this week
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆84Oct 18, 2025Updated 9 months ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆43Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Sep 29, 2024Updated last year
- ☆14May 15, 2023Updated 3 years ago
- ☆17Jul 14, 2024Updated 2 years ago
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆42Jul 13, 2026Updated last month
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- A C11 compiler for the discrete logic computer☆21Apr 3, 2024Updated 2 years ago
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- ☆17Jan 22, 2023Updated 3 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆43Jun 2, 2026Updated 2 months ago
- Machine translation with tinygrad☆19Apr 7, 2024Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated last month
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 4 months ago
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆28Mar 5, 2026Updated 5 months ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated last month
- TinyQV - Crowdsourced Risc-V SoC☆39Updated this week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆42Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Oct 5, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆26Updated this week
- ☆13Jan 6, 2023Updated 3 years ago
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- ☆12Jul 3, 2020Updated 6 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 6 months ago