A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication
☆47Jul 13, 2026Updated 3 months ago
Alternatives and similar repositories for 2D-systolic-array
Users that are interested in 2D-systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Oct 30, 2026Updated last week
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- ☆18Sep 7, 2026Updated 2 months ago
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Aug 8, 2026Updated 3 months ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- A github page with common VHDL templates, ready to be copied and used in your projects.☆17Sep 11, 2026Updated 2 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated last year
- Advanced CLI tool for automating Machine Learning (AutoML) using state-of-the-art deep learning models to apply transfer learning with mu…☆19Updated this week
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Oct 29, 2026Updated 2 weeks ago
- ☆14Aug 24, 2026Updated 2 months ago
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆25Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 5 months ago
- Minimal FlashAttention in CUDA C++/CuTe: readable WMMA/CuTe kernels, no NxN workspace, up to 4.5x faster than naive PyTorch☆30Jun 2, 2026Updated 5 months ago
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated last month
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆79Jul 31, 2024Updated 2 years ago
- ARCH hardware description language and compiler☆79Updated this week
- CAN 2.0B Controller in VHDL and Verilog☆12Nov 22, 2023Updated 2 years ago
- Small API for visual tracking for testing different tracking techniques. Based on OpenCV 3.0☆10Feb 5, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆40Jul 8, 2026Updated 4 months ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 6 years ago
- Introduction to Chip Design☆90Oct 26, 2026Updated 2 weeks ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- BIO Coprocessor on GF 180☆15Jul 21, 2026Updated 3 months ago
- (CVPR'26) Gradient-free Layer Selection for Efficient Training of Deep Neural Networks☆12Mar 23, 2026Updated 7 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆42Feb 24, 2025Updated last year
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆29Aug 12, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Single Cycle and Pipeline CPU of RISC-V Architecture designed for Digital Design and Computer Organization Experiments 2021, NJU☆14Jan 17, 2022Updated 4 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆34Feb 28, 2024Updated 2 years ago
- ☆15Nov 12, 2020Updated 6 years ago
- A simple step by step tutorial for Cadence Innovus☆31Jul 22, 2026Updated 3 months ago
- Box3D physics engine converted to Q48.16 fixed-point math: uniform 1/65536 resolution across a ±1.4e14 meter world with stable equilibriu…☆23Updated this week
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
Are these results useful?