A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication
☆44Jul 13, 2026Updated 2 months ago
Alternatives and similar repositories for 2D-systolic-array
Users that are interested in 2D-systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 3 months ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 4 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated last month
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Introduction to Chip Design☆83Sep 16, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- ☆17Mar 22, 2021Updated 5 years ago
- ☆13Sep 18, 2026Updated 2 weeks ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆135Feb 22, 2024Updated 2 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- Kernel-level security & attack response for Linux servers.☆16Jun 12, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- free5GC official site☆15Updated this week
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated last year
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 3 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so…☆93Updated this week
- ☆16May 23, 2024Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- Satisfy all your REST API testing needs.☆10Oct 17, 2022Updated 3 years ago
- GNU sed's parser translated from C to Python☆15Mar 20, 2024Updated 2 years ago
- The ultimate forth chip documentation collection☆19Dec 16, 2018Updated 7 years ago
- ☆21Aug 4, 2022Updated 4 years ago
- ☆10May 18, 2016Updated 10 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Core Flight System (cFS) is a generic flight software architecture framework used on flagship spacecraft, human spacecraft, cubesats,…☆15Apr 23, 2021Updated 5 years ago
- ☆12Aug 31, 2023Updated 3 years ago
- Source Code for 'Deep Belief Nets in C++ and CUDA C: Volume 1' by Timothy Masters☆15Apr 23, 2018Updated 8 years ago
- Pluggable SFP Module Breakout☆20Jul 22, 2026Updated 2 months ago
- TelecomTS: A Multi-Modal Telecom Dataset☆18May 27, 2026Updated 4 months ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- ☆16Apr 27, 2022Updated 4 years ago