A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication
☆43Jul 13, 2026Updated 2 months ago
Alternatives and similar repositories for 2D-systolic-array
Users that are interested in 2D-systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated 2 months ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated 3 weeks ago
- Active Learning Interface for Circuits and Electronics☆20Feb 18, 2023Updated 3 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so…☆43Updated this week
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- free5GC official site☆15Updated this week
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- ☆11Updated this week
- ☆16May 23, 2024Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated last month
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- network packets capture in C language based on libpcap☆15Sep 23, 2022Updated 3 years ago
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- Linux TUI smart file organizer with TF-IDF and local LLM classification☆20Jun 27, 2026Updated 2 months ago
- GNU sed's parser translated from C to Python☆15Mar 20, 2024Updated 2 years ago
- This repository provides codes for implementing DQN model in algorithmic trading☆13Apr 18, 2022Updated 4 years ago
- Upload photos from ESP32 camera to Google Drive folder☆15Jan 7, 2024Updated 2 years ago
- The ultimate forth chip documentation collection☆19Dec 16, 2018Updated 7 years ago
- Machine Learning framework built from scratch in CPP. Uses tensors for base operations.☆17May 23, 2026Updated 3 months ago
- ☆21Aug 4, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10May 18, 2016Updated 10 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆15Jul 17, 2026Updated last month
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- The Core Flight System (cFS) is a generic flight software architecture framework used on flagship spacecraft, human spacecraft, cubesats,…☆15Apr 23, 2021Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 5 years ago
- ☆12Aug 31, 2023Updated 3 years ago
- Facilitating Interoperability in Open RAN☆18Jul 13, 2026Updated last month