A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication
☆42Jul 13, 2026Updated last month
Alternatives and similar repositories for 2D-systolic-array
Users that are interested in 2D-systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Active Learning Interface for Circuits and Electronics☆20Feb 18, 2023Updated 3 years ago
- Introduction to Chip Design☆74Jul 3, 2026Updated last month
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- ☆11Jul 20, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆20Updated this week
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- ☆17Oct 13, 2024Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated last year
- free5GC official site☆15Updated this week
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 11 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆74Updated this week
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- ☆11Dec 10, 2025Updated 8 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆23Jun 14, 2026Updated 2 months ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- network packets capture in C language based on libpcap☆15Sep 23, 2022Updated 3 years ago
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- Satisfy all your REST API testing needs.☆10Oct 17, 2022Updated 3 years ago
- This repository provides codes for implementing DQN model in algorithmic trading☆14Apr 18, 2022Updated 4 years ago
- Upload photos from ESP32 camera to Google Drive folder☆15Jan 7, 2024Updated 2 years ago
- The ultimate forth chip documentation collection☆19Dec 16, 2018Updated 7 years ago
- ☆21Aug 4, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆14Jul 17, 2026Updated last month
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Pluggable SFP Module Breakout☆18Jul 22, 2026Updated last month
- Facilitating Interoperability in Open RAN☆18Jul 13, 2026Updated last month
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆30Feb 28, 2024Updated 2 years ago
- apk.py makes reverse engineering Android apps easier, automating some repetitive tasks like pulling, decoding, rebuilding and patching an…☆13May 14, 2023Updated 3 years ago