A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication
☆41Jul 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for 2D-systolic-array
Users that are interested in 2D-systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Jun 27, 2026Updated last month
- Active Learning Interface for Circuits and Electronics☆20Feb 18, 2023Updated 3 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Introduction to Chip Design☆69Jul 3, 2026Updated last month
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- learning VHDL☆12Jul 1, 2014Updated 12 years ago
- ☆16Mar 22, 2021Updated 5 years ago
- ☆12Jul 20, 2026Updated 2 weeks ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Expose what functional RTL benchmarks leave unanswered. Evidence profiles for AI-generated RTL; research collaborators and design partner…☆18Jul 22, 2026Updated last week
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆26Jun 1, 2025Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆65Jul 31, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- free5GC official site☆16Updated this week
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 10 months ago
- ☆32Jun 18, 2026Updated last month
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Bilingual FPGA-based SDR course for Zynq with labs, hardware workflow, MATLAB/Simulink and DSP implementation track☆73Updated this week
- Interactive 3D Layout Viewer for GDSII☆19Jun 14, 2024Updated 2 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Dec 10, 2025Updated 7 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆16May 23, 2024Updated 2 years ago
- ☆21Jun 14, 2026Updated last month
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Updated this week
- network packets capture in C language based on libpcap☆15Sep 23, 2022Updated 3 years ago
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- Satisfy all your REST API testing needs.☆10Oct 17, 2022Updated 3 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Upload photos from ESP32 camera to Google Drive folder☆15Jan 7, 2024Updated 2 years ago
- ☆21Aug 4, 2022Updated 4 years ago
- ☆10May 18, 2016Updated 10 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆14Jul 17, 2026Updated 2 weeks ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- The Core Flight System (cFS) is a generic flight software architecture framework used on flagship spacecraft, human spacecraft, cubesats,…☆15Apr 23, 2021Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago