A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication
☆45Jul 13, 2026Updated 3 months ago
Alternatives and similar repositories for 2D-systolic-array
Users that are interested in 2D-systolic-array are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Jun 19, 2026Updated 4 months ago
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- A GPU built from scratch which can render graphics and train ML models☆15Jul 4, 2026Updated 3 months ago
- Tiny Tapeout Explorer is an interactive web-based visualization tool for exploring integrated circuit designs from the Tiny Tapeout commu…☆24Jul 30, 2026Updated 2 months ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated 3 weeks ago
- ☆35Jul 8, 2026Updated 3 months ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- Introduction to Chip Design☆85Oct 10, 2026Updated last week
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- pedal☆17Oct 6, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 18, 2026Updated last month
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Oct 16, 2026Updated last week
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 8 months ago
- Herramientas MCP serverless sobre microVMs de Firecracker☆49Oct 13, 2026Updated last week
- A hand-wired, 3D-printed ESP32-S3 macropad that mimics the Codex Micro - built in a weekend. Yes, it has RGB.☆28Jul 23, 2026Updated 3 months ago
- SiliconCompiler Design Gallery☆80Oct 12, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆13Oct 22, 2016Updated 10 years ago
- ☆16Mar 17, 2026Updated 7 months ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- ☆12Updated this week
- Analog Devices Adalm PlutoSDR interface for NVidia sionna simulator, 1T1R, use full-dupplex on single SDR.☆14Sep 16, 2025Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆79Jul 31, 2024Updated 2 years ago
- Building DNA from Scratch in C☆21May 31, 2026Updated 4 months ago
- using STM32L4P5CGU6 and tiny usb , open source smart watch currently work in progress not finished.☆33Aug 4, 2026Updated 2 months ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PyTorch Point Cloud models, scripts, pretrained weights -- PointNet++, KPConv, RandLA-Net, VoteNet, SPVCNN, 3DETR, PointTransformer, OctF…☆26Oct 16, 2026Updated last week
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 10 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated last year
- A GPU with a programmable pixel Shader☆17May 14, 2026Updated 5 months ago
- Multiple scale KCF tracker (matlab code)☆10Jun 20, 2017Updated 9 years ago
- Intel Itanium (ia64) Linux user target for Qemu☆11Dec 19, 2021Updated 4 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago