5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VHDL from Scratch
☆16Jun 27, 2026Updated 3 weeks ago
Alternatives and similar repositories for eSC-V
Users that are interested in eSC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Portable four-parameter vital signs monitor (ECG, SpO2, temperature, respiration) built on ESP32. Biomedical engineering bachelor's proje…☆16Jul 9, 2026Updated last week
- [M2] Desktop app to compare two local Git repos' commit history side-by-side — colour-coded matches, cherry-pick detection (title / patch…☆30Updated this week
- Development of a real-time earthquake detection system, to alert the population even in areas where there isn’t a dedicated relevation sy…☆18Jun 29, 2026Updated 3 weeks ago
- ☆12Jun 8, 2018Updated 8 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆23Updated this week
- UVM☆14Mar 16, 2020Updated 6 years ago
- impl Rust for Raspberry Pi Pico - Embedded Programming with Raspberry Pi Pico (RP2040) and Rust☆15Updated this week
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- Collection of AI, Data Structures, Data Science, DBMS, and OOP practicals implemented in Python, aligned with the SPPU 2024 curriculum. I…☆22Jul 5, 2026Updated 2 weeks ago
- ☆14Nov 8, 2023Updated 2 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- free5GC official site☆16Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Design and Simulation of 1K * 32 bit SRAM memory design.☆22Dec 15, 2021Updated 4 years ago
- Interactive 3D Layout Viewer for GDSII☆19Jun 14, 2024Updated 2 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆64Mar 21, 2024Updated 2 years ago
- ☆15Aug 3, 2021Updated 4 years ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆22Jul 21, 2025Updated last year
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 25, 2025Updated 10 months ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆18Dec 1, 2023Updated 2 years ago
- use Zybo z7-20☆17May 21, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆26Jul 19, 2024Updated 2 years ago
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆25May 17, 2026Updated 2 months ago
- Testfield: T593☆15Apr 27, 2026Updated 2 months ago
- Netflix Clone interface using React☆11Jan 20, 2018Updated 8 years ago
- Upload photos from ESP32 camera to Google Drive folder☆15Jan 7, 2024Updated 2 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- ☆21Aug 4, 2022Updated 3 years ago
- Use DRF with embedded resources, both for reading and writing☆13Jan 12, 2017Updated 9 years ago
- UEFI firmware for RK3576 devices☆15Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Elixir -> HTML/JavaScript based presentation framework intended for showing Elixir code☆12Dec 7, 2015Updated 10 years ago
- A cheatsheet covering all the quirks of exit signals and exception handling you always forget.☆25Jul 1, 2022Updated 4 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆19May 28, 2021Updated 5 years ago
- Facilitating Interoperability in Open RAN☆18Jul 13, 2026Updated last week
- Python Telegram bot API framework☆18Aug 29, 2020Updated 5 years ago
- Erlang NIF library that provides a collection of optimized functions for digital signal processing☆10Sep 27, 2015Updated 10 years ago
- The py3gppchannels library is a Python package that implements the 3GPP standardized radio channel models (3GPP TR 38.901). It provides a…☆18Sep 17, 2023Updated 2 years ago