5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VHDL from Scratch
☆16Aug 14, 2026Updated 2 months ago
Alternatives and similar repositories for eSC-V
Users that are interested in eSC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Portable four-parameter vital signs monitor (ECG, SpO2, temperature, respiration) built on ESP32. Biomedical engineering bachelor's proje…☆18Jul 9, 2026Updated 3 months ago
- Linear model predictive control library in MATLAB☆11Dec 20, 2020Updated 5 years ago
- Native Blackwell (sm_100) tcgen05 training backward for the gated-linear-recurrence family (GDN/KDA/GLA/SSD/LA), plus a contract-grade ve…☆15Oct 18, 2026Updated last week
- (CVPR'26) Gradient-free Layer Selection for Efficient Training of Deep Neural Networks☆12Mar 23, 2026Updated 7 months ago
- ☆12Jul 7, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Primal-dual interior point solver for convex quadratic programs☆12Jan 8, 2025Updated last year
- TinyBasic interpreted by custom microcoded CPU☆13Updated this week
- ☆44Jun 24, 2026Updated 4 months ago
- ☆13May 14, 2017Updated 9 years ago
- Kiln — WebAssembly runtime for safety-critical systems. Full Component Model and WASI 0.2 support. Part of the PulseEngine toolchain.☆16Updated this week
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆47Jul 13, 2026Updated 3 months ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- UIX is a cross platform UI/UX library for IoT and embedded☆19Oct 8, 2026Updated 3 weeks ago
- My 32-bit RISC CPU for smallish FPGAs☆18Apr 20, 2022Updated 4 years ago
- Analog Devices Adalm PlutoSDR interface for NVidia sionna simulator, 1T1R, use full-dupplex on single SDR.☆14Sep 16, 2025Updated last year
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆17Sep 26, 2021Updated 5 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- ☆13Jun 10, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- ☆16Mar 17, 2026Updated 7 months ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- free5GC official site☆16Oct 21, 2026Updated last week
- ☆19Oct 8, 2026Updated 3 weeks ago
- ☆15Aug 3, 2021Updated 5 years ago
- ☆17Oct 13, 2024Updated 2 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Active Learning Interface for Circuits and Electronics☆19Feb 18, 2023Updated 3 years ago
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆14Feb 5, 2026Updated 8 months ago
- Object detection and transfer learning using pretrained EfficientDet-D0 model in MATLAB.☆16Nov 3, 2023Updated 2 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- A basic NES emulator written in C++ using GLFW and SDL2 audio.☆12Nov 30, 2022Updated 3 years ago