5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VHDL from Scratch
☆16Aug 14, 2026Updated last month
Alternatives and similar repositories for eSC-V
Users that are interested in eSC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Portable four-parameter vital signs monitor (ECG, SpO2, temperature, respiration) built on ESP32. Biomedical engineering bachelor's proje…☆17Jul 9, 2026Updated 3 months ago
- Kiln — WebAssembly runtime for safety-critical systems. Full Component Model and WASI 0.2 support. Part of the PulseEngine toolchain.☆16Updated this week
- ☆12Jul 7, 2020Updated 6 years ago
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆43Jul 13, 2026Updated 2 months ago
- ☆44Jun 24, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Material from my workshops☆16Mar 9, 2024Updated 2 years ago
- ☆12Jun 8, 2018Updated 8 years ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆61Oct 2, 2026Updated last week
- UVM☆14Mar 16, 2020Updated 6 years ago
- impl Rust for Raspberry Pi Pico - Embedded Programming with Raspberry Pi Pico (RP2040) and Rust☆18Sep 28, 2026Updated last week
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller☆20Dec 26, 2020Updated 5 years ago
- ☆14Nov 8, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- Interactive 3D Layout Viewer for GDSII☆20Jun 14, 2024Updated 2 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- Python Library to automate messaging on whatsapp to unlimited people without having to actually save the number of the particular person☆16Oct 14, 2025Updated 11 months ago
- A collection of codes, articles and courses material by ccc☆37Feb 24, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆26May 17, 2026Updated 4 months ago
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆28Jul 4, 2025Updated last year
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- Team memory sharing for claude-mem — sync AI memories across developers, with Claude Code plugin, github action and knowledge distillatio…☆28Jun 20, 2026Updated 3 months ago
- Netflix Clone interface using React☆11Jan 20, 2018Updated 8 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 5 years ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM