☆17Sep 20, 2025Updated 6 months ago
Alternatives and similar repositories for bare-metal-cstdlib
Users that are interested in bare-metal-cstdlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- A bare metal hello world in C for Risc-V using QEMU to test☆19Jul 21, 2024Updated last year
- This is the official repository for the STEMFIE App. STEMFIE is a construction set toy made with FreeCAD, similar to LEGO Technic.☆13Jan 30, 2025Updated last year
- ☆11Dec 14, 2017Updated 8 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- All CPU and MCU documentation in one place☆16Oct 25, 2016Updated 9 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- Hackaday Supercon 2019 Logic Noise Badge Workshop☆29Nov 20, 2019Updated 6 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Tiny VGA Pmod board designed in KiCad☆24Sep 4, 2024Updated last year
- ☆25Jan 16, 2019Updated 7 years ago
- NN on FPGA☆22Jun 10, 2017Updated 8 years ago
- Terminal for working with COM-ports supporting Modbus protocol (Windows OS)☆12Feb 16, 2022Updated 4 years ago
- multi protocol interface tool☆23Aug 29, 2017Updated 8 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- ☆13May 18, 2024Updated last year
- Device Tree Compiler for Windows☆15Aug 9, 2024Updated last year
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 3 years ago
- CamelForth Z80☆14Nov 25, 2020Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- digilogic is a high speed digital circuit simulator / schematic capture☆33Feb 24, 2025Updated last year
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- C++ to OpenCL C Source-to-source Translation☆13Feb 15, 2014Updated 12 years ago
- Native module for Nodejs providing convenient means for using files as standard ArrayBuffer making mmap behind the scene☆19Jul 25, 2022Updated 3 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- GsD style kicad Libraries☆11Apr 4, 2020Updated 5 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 10 months ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- An Arduino UNO compatible implementation for the iCE40 FPGAs☆20Oct 7, 2020Updated 5 years ago
- Encode/Decode video to and from memory☆11Feb 22, 2012Updated 14 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Apr 23, 2018Updated 7 years ago
- BBC Model B implementation for the Ice40 (myStorm BlackIce)☆12Dec 18, 2017Updated 8 years ago
- Random presentations (both in Spanish and English)☆10Feb 1, 2026Updated last month