Alternatives and similar repositories for bare-metal-cstdlib

Users that are interested in bare-metal-cstdlib are comparing it to the libraries listed below

• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆51Updated last year
• machdyne / kakao
  Kakao Linux
  ☆38Updated 6 months ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 months ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 3 years ago
• mballance / fwrisc-s
  ☆10Updated 6 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆66Updated this week
• lupyuen / nuttx-tinyemu
  Apache NuttX RTOS in the Web Browser: TinyEMU with VirtIO
  ☆22Updated last year
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆38Updated 5 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• grayresearch / xsoc-xr16
  Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…
  ☆12Updated 2 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated 2 years ago
• cederom / nuttx-fpga
  Apache NuttX RTOS on FPGA
  ☆15Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 6 years ago
• olofk / qerv
  ☆19Updated 7 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 7 months ago
• FPGALibre / fpgacores
  IP cores for the FPGA Libre project
  ☆12Updated 8 years ago
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆24Updated 2 months ago
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆31Updated this week
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆133Updated last year
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated last year
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆53Updated 6 months ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆56Updated 5 years ago
• enthusi / mandelbrot_riscv_assembler
  An example in bare metal RV32 assembly for the longan nano board
  ☆21Updated 4 years ago
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆26Updated 6 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆112Updated last year
• skiphansen / pano_man
  Simulation of the classic Pacman arcade game on a PanoLogic thin client.
  ☆34Updated 6 years ago