m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 6 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated 2 weeks ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆99Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- ☆30Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆46Updated last month
- MATLAB toolbox for ADI transceiver products☆63Updated last week
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆38Updated last year
- The implementation of AD9371 on KC705☆20Updated 5 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆66Updated last year
- AD9361 based USB3 SDR☆117Updated 8 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- LimeSDR XTRX gateware project.☆18Updated 2 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- MATLAB-based FIR filter design☆60Updated last year
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆116Updated last week
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A collection of demonstration digital filters☆158Updated last year