m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 6 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated 2 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆119Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated 3 weeks ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 5 months ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 5 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- AD9361 based USB3 SDR☆116Updated 7 years ago
- ☆30Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆41Updated 11 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- The implementation of AD9371 on KC705☆21Updated 3 months ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆51Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated last week
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- ☆45Updated 2 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆14Updated 8 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago