m1geo / CIC-Filter
A simple and crude CIC filter implementation in Python3 for learning purposes
☆21Updated 5 years ago
Alternatives and similar repositories for CIC-Filter:
Users that are interested in CIC-Filter are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆52Updated 3 weeks ago
- MATLAB toolbox for ADI transceiver products☆59Updated 2 months ago
- AD9361 based USB3 SDR☆101Updated 7 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆20Updated last year
- pynq framework for antsdr☆34Updated 8 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆81Updated 2 years ago
- ☆30Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆60Updated 2 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆37Updated 3 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- easy to use RX and TX handler for the Adalm - Pluto☆14Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆109Updated 4 years ago
- ☆27Updated 5 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆36Updated this week
- Software defined radio receiver on the Zynq7 SoC☆9Updated 8 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆28Updated 5 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆31Updated this week
- ☆24Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆11Updated last year
- Small scripts and examples to make interacting with the PlutoSDR easier☆83Updated 4 months ago