m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 6 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last week
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆12Updated 2 weeks ago
- ☆30Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆96Updated last year
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- pynq framework for antsdr☆36Updated last year
- Prototype phase noise analyzer☆20Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated this week
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated last year
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- AD9361 based USB3 SDR☆118Updated 8 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- FPGA based transmitter☆99Updated 8 years ago
- An SDR for Raspberry Pi☆35Updated 5 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year