m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 5 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated last month
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆108Updated 8 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 3 months ago
- FPGA based transmitter☆99Updated 8 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated this week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- ☆30Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- 4 port eCal module☆96Updated last month
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- RF electronics engineering ecosystem☆29Updated 3 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆104Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated last month
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 10 months ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- MATLAB-based FIR filter design☆59Updated 10 months ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 8 years ago
- Complete antenna simulations from rapid design in FreeCAD and simulate using openEMS☆30Updated 4 years ago