m1geo / CIC-Filter
A simple and crude CIC filter implementation in Python3 for learning purposes
☆21Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for CIC-Filter
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- AD9361 based USB3 SDR☆98Updated 7 years ago
- MATLAB-based FIR filter design☆51Updated 2 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆84Updated 8 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- MATLAB toolbox for ADI transceiver products☆57Updated this week
- i2s core, with support for both transmit and receive☆28Updated 6 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆72Updated 4 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆35Updated 3 weeks ago
- ☆19Updated last year
- pynq framework for antsdr☆33Updated 5 months ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- Using Software Designed Radio to transmit & receive FM signal☆42Updated 6 years ago
- ☆29Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆24Updated 2 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- An SDR for Raspberry Pi☆34Updated 4 years ago
- ☆27Updated 5 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- An RFSoC Frequency Planner developed using Python.☆20Updated last year
- Digital FM Radio Receiver for FPGA☆60Updated 8 years ago
- ADI Scripts for Linux images☆25Updated last week
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆26Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year