m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 6 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- AD9361 based USB3 SDR☆119Updated 8 years ago
- FPGA based transmitter☆99Updated 8 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- MATLAB toolbox for ADI transceiver products☆63Updated last month
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- SDK for FPGA / Linux Instruments☆107Updated last month
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- MATLAB-based FIR filter design☆60Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆39Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆20Updated this week
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated last week
- pynq framework for antsdr☆36Updated last year
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 5 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- ☆30Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago