m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 6 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- ☆30Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- AD9361 based USB3 SDR☆119Updated 8 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- MATLAB-based FIR filter design☆62Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 2 weeks ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆41Updated 11 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- LiteX-based gateware for LimeSDR boards.☆18Updated last month
- UART to AXI Stream interface written in VHDL☆18Updated 3 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆41Updated last year
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- FPGA based transmitter☆99Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆31Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆109Updated 5 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆51Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆90Updated last week