m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 5 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆55Updated 2 months ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- AD9361 based USB3 SDR☆111Updated 7 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated this week
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- ☆28Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆65Updated 3 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆41Updated last week
- The official Xilinx u-boot repository☆17Updated last week
- ☆30Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆48Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆20Updated 7 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆41Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- MATLAB scripts for NanoVNA vector network analyzer. Connect, save S2P, display Logmag, Smith chart and TDR step response☆21Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago