Alternatives and similar repositories for CIC-Filter

Users that are interested in CIC-Filter are comparing it to the libraries listed below

• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆57Updated last week
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆30Updated 4 years ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆62Updated 3 months ago
• daveshah1 / RFToolSDR
  AD9361 based USB3 SDR
  ☆115Updated 7 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 4 years ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆38Updated 8 months ago
• guido57 / EBAZ4205_SDR_HDMI_PS2
  Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board
  ☆13Updated 2 years ago
• catkira / CIC
  HDL code for a complex multiplier with AXI stream interface
  ☆16Updated 2 years ago
• chili-chips-ba / uberClock
  Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…
  ☆11Updated 2 weeks ago
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆32Updated 8 years ago
• coralhu123 / KC705-AD9371
  The implementation of AD9371 on KC705
  ☆20Updated 2 weeks ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆67Updated 3 years ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• MauererM / VIIRF
  Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…
  ☆20Updated 7 years ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆34Updated last year
• yrrapt / caravel_amsat_txrx_ic
  ☆30Updated 4 years ago
• jankae / SpectrumAnalyzer
  It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.
  ☆42Updated 6 years ago
• catkira / complex_multiplier
  HDL code for a complex multiplier with AXI stream Interface
  ☆13Updated 2 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆29Updated 3 years ago
• MazinLab / RFSoC_OPFB
  A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
  ☆37Updated 9 months ago
• oscimp / PlutoSDR
  BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq
  ☆44Updated 8 months ago
• analogdevicesinc / ad936x-filter-wizard
  MATLAB-based FIR filter design
  ☆57Updated 9 months ago
• mehrdadh / lora-modulator
  LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio
  ☆35Updated 4 months ago
• vankxr / icyradio
  Over-engineered SDR development board
  ☆43Updated 7 months ago
• rnunes2311 / tt07-12bit_SAR_ADC
  12 bit SAR ADC for TinyTapeout 7
  ☆12Updated last year
• TAPR / OpenHPSDR-SVN
  ☆28Updated 6 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆96Updated 8 years ago
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆41Updated this week
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago