m1geo / CIC-FilterLinks
A simple and crude CIC filter implementation in Python3 for learning purposes
☆22Updated 6 years ago
Alternatives and similar repositories for CIC-Filter
Users that are interested in CIC-Filter are comparing it to the libraries listed below
Sorting:
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- AD9361 based USB3 SDR☆117Updated 8 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆46Updated 3 weeks ago
- MATLAB toolbox for ADI transceiver products☆62Updated 7 months ago
- FPGA based transmitter☆99Updated 8 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- MATLAB-based FIR filter design☆60Updated last year
- 4 port eCal module☆106Updated 2 months ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆37Updated 8 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated this week
- Work towards an open-source multi-GHz sampling oscilloscope design☆36Updated 5 years ago
- ☆28Updated 6 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- SDR-Transceiver☆10Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆30Updated 5 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago