m1geo / CIC-Filter
A simple and crude CIC filter implementation in Python3 for learning purposes
☆21Updated 5 years ago
Alternatives and similar repositories for CIC-Filter:
Users that are interested in CIC-Filter are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆50Updated last month
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- AD9361 based USB3 SDR☆100Updated 7 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆87Updated 8 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆108Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆23Updated 3 months ago
- Miniature 8GHz FMCW Radar☆11Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- The official Xilinx u-boot repository☆15Updated last month
- JESD204b modules in VHDL☆29Updated 5 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆36Updated 2 months ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆19Updated last year
- ☆30Updated 3 years ago
- MATLAB-based FIR filter design☆52Updated 4 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆79Updated last year
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆26Updated 4 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom