Foundational workflow for an open-source GPU
☆34Oct 16, 2026Updated this week
Alternatives and similar repositories for Borg
Users that are interested in Borg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Updated this week
- 100Mbps unmanaged cut-through ethernet switch.☆42Sep 1, 2026Updated last month
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Sep 23, 2026Updated 3 weeks ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆45Nov 14, 2021Updated 4 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Transport Triggered Architecture demo processor for first wafer.space MPW shuttle (gf180mcu)☆35Dec 25, 2025Updated 9 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆34May 15, 2023Updated 3 years ago
- Open SDK and FPGA toolchain for the AGM AG32 RISC-V MCU with embedded AGRV2K fabric☆56Oct 1, 2026Updated 2 weeks ago
- ☆30Dec 22, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a Python framework for managing embedded HW/SW projects☆24Updated this week
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- AI skills for presentation slides generation with Typst and Touying☆47Aug 9, 2026Updated 2 months ago
- GPU-accelerated plain DuckDB SQL — Apple Silicon Metal + NVIDIA CUDA. The first SQL execution engine for Apple Silicon GPUs.☆28Sep 22, 2026Updated 3 weeks ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- Simulate BIO programs using the open-source RTL!☆32Jul 12, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is the repository where I store the layout for chips that I have designed.☆20Sep 1, 2026Updated last month
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- Animated HTML presentations from a single Typst file, and a slide deck and handout as PDF from the same source. Typst typesets, the brows…☆44Sep 27, 2026Updated 3 weeks ago
- Computer Engineering Senior Project. Machine Learning High Frequency Stock Trading Algorithm on an FPGA☆17Dec 4, 2019Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆19Aug 7, 2018Updated 8 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆58Oct 9, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Feb 23, 2021Updated 5 years ago
- DDR3 frame buffer in Verilog, for Gowin FPGA☆13Sep 1, 2025Updated last year
- Full featured, cross-platform RF circuit + electromagnetic simulator. DC, S-parameters, harmonic balance, loadpull. Also supports 2D and…☆234Updated this week
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated 2 years ago
- Engineer-Ayesha-Shafique / Brain-Tumor-Segmentation-and-Detection-using-UNET-and-Watershed-in-PythonCreate a precise and efficient method for recognizing and segmenting brain tumours from MRI images. It entails pre-processing MRI images …☆13Jun 9, 2023Updated 3 years ago
- 8 bit CPU optimized for the constraints of tinytapeout☆12Sep 21, 2022Updated 4 years ago