Kexin-Tang / Game-Machine
FPGA-Based Game Machine——MineSweeper, ChineseChess, Snake (基于FPGA的游戏机——扫雷、中国象棋、贪吃蛇)
☆7Updated 4 years ago
Related projects: ⓘ
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆108Updated 5 months ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆126Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆123Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated last year
- Convolutional Neural Network RTL-level Design☆25Updated 2 years ago
- some interesting demos for starters☆59Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆58Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆10Updated 4 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- FPGA实现简单的图像处理算法☆30Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆14Updated 3 months ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆37Updated 5 years ago
- ☆52Updated last month
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 5 years ago
- CPU Design Based on RISCV ISA☆70Updated 3 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆27Updated last month
- upgrade to e203 (a risc-v core)☆36Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆52Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆56Updated 8 months ago
- 一个开源的FPGA神经网络加速器。☆104Updated last year
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- FPGA-Edge-Detection-Project1☆48Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- ☆175Updated 5 months ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆33Updated 5 years ago
- FPGA project☆193Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆62Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆51Updated last year
- CNN Implemetation on ZYNQ-7010☆21Updated 11 months ago
- AXI协议规范中文翻译版☆124Updated 2 years ago