fivexxxxx / image_processingLinks
FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂直投影等
☆45Updated 2 years ago
Alternatives and similar repositories for image_processing
Users that are interested in image_processing are comparing it to the libraries listed below
Sorting:
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆337Updated 2 years ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆16Updated last year
- 2023集创赛紫光同创杯一等奖项目☆119Updated last year
- 基于ov5640摄像头的实时显示☆13Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆33Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积 层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆183Updated 8 months ago
- 基于FPGA进行车牌识别☆79Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆41Updated last year
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated last week
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆140Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆517Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆68Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆114Updated last year
- Uart transport + image processing + VGA display 基于FPGA的图像处理,包括Uart和VGA☆14Updated 5 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆40Updated last year
- FPGA project☆222Updated 3 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- 代码在这个库里 Code is here☆53Updated 7 months ago
- ☆242Updated last year
- 数字IC设计 学习笔记☆145Updated 3 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆92Updated 3 years ago
- 基于FPGA的二维卷积识别任务☆24Updated 2 years ago
- FPGA-Edge-Detection-Project1☆55Updated 3 years ago
- CPU Design Based on RISCV ISA☆117Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- FPGA实现动态图像识别☆22Updated 4 years ago