SJTU-ReArch-Group / Paper-Reading-ListLinks
☆129Updated last week
Alternatives and similar repositories for Paper-Reading-List
Users that are interested in Paper-Reading-List are comparing it to the libraries listed below
Sorting:
- ☆189Updated last year
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆55Updated last year
- ☆38Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆115Updated 2 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆94Updated last year
- Magicube is a high-performance library for quantized sparse matrix operations (SpMM and SDDMM) of deep learning on Tensor Cores.☆89Updated 2 years ago
- ☆12Updated last year
- LLM Inference analyzer for different hardware platforms☆94Updated 3 months ago
- ☆24Updated last year
- ☆112Updated last year
- ☆43Updated last year
- ☆93Updated last year
- WaferLLM: Large Language Model Inference at Wafer Scale☆58Updated last week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆62Updated last year
- LLM serving cluster simulator☆115Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆95Updated 5 months ago
- OSDI 2023 Welder, deeplearning compiler☆26Updated last year
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆14Updated last month
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆92Updated 5 months ago
- Large Language Model (LLM) Serving Paper and Resource List☆24Updated 4 months ago
- ☆12Updated 9 months ago
- ☆30Updated last year
- ☆52Updated 3 months ago
- ☆18Updated last year
- Repository for artifact evaluation of ASPLOS 2023 paper "SparseTIR: Composable Abstractions for Sparse Compilation in Deep Learning"☆26Updated 2 years ago
- ☆12Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆75Updated 6 months ago
- A Vectorized N:M Format for Unleashing the Power of Sparse Tensor Cores☆53Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆52Updated last year
- ☆152Updated last year