IBM / microprobeLinks
Microprobe: Microbenchmark generation framework
☆21Updated 2 months ago
Alternatives and similar repositories for microprobe
Users that are interested in microprobe are comparing it to the libraries listed below
Sorting:
- ☆88Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- An open-source custom cache generator.☆34Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- ☆49Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆105Updated 2 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆154Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆70Updated 3 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆97Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- OmniXtend cache coherence protocol☆82Updated last month
- HW Design Collateral for Caliptra RoT IP☆102Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆105Updated 2 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated 2 months ago
- RISC-V Torture Test☆196Updated last year
- Hardware generator debugger☆74Updated last year
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Extremely Simple Microbenchmarks☆34Updated 7 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆171Updated last week