eigenform / laminaLinks
Microbenchmarking experiments on Zen 2 machines
☆21Updated 3 years ago
Alternatives and similar repositories for lamina
Users that are interested in lamina are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆95Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Sled System Emulator☆28Updated 3 months ago
- A collection of (public) notes on assorted topics☆79Updated 5 months ago
- ☆50Updated last month
- Rust RISC-V Virtual Machine☆113Updated 5 months ago
- Microbenchmarks for x86_64 kernel entry methods☆20Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆42Updated 5 months ago
- UB-aware interpreter for LLVM debugging☆31Updated last week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆91Updated 3 weeks ago
- NVidia sass disassembler/inline patcher☆37Updated last week
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆82Updated this week
- ROB size testing utility☆159Updated 4 years ago
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- TestFloat release 3☆73Updated 10 months ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated 2 years ago
- Fork of LLVM adding CHERI support☆63Updated this week
- Software artifacts for "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" (…☆11Updated 4 years ago
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆38Updated 7 years ago
- Learning about PCI-e☆22Updated last year
- ☆20Updated 2 years ago
- Fork of LLVM for demonstrating optimization pass development☆31Updated 2 years ago
- A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.☆125Updated 3 weeks ago
- RISC-V Security Model☆34Updated last month
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- RISC-V user-mode emulator that runs DooM☆58Updated 6 years ago
- M1 bare metal project in Rust☆31Updated 3 years ago