Alternatives and similar repositories for lamina

Users that are interested in lamina are comparing it to the libraries listed below

• dougallj / asil
  ☆33Updated last year
• herumi / xbyak_riscv
  ☆48Updated last month
• shacron / sled
  Sled System Emulator
  ☆28Updated this week
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• travisdowns / robsize
  ROB size testing utility
  ☆157Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• jdmccalpin / Intel_Address_Hash
  Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors
  ☆17Updated 2 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated last week
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆39Updated last month
• PSPReverse / amd-nv-tool
  amd-nv-tool can extract and modify information from BIOS images of AMD systems
  ☆14Updated 2 years ago
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated last month
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆108Updated last month
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆79Updated last week
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆20Updated last year
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆68Updated 7 months ago
• hrw / arm-socs-table
  Table of ARM SoC and their features
  ☆58Updated last month
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated this week
• redplait / denvdis
  NVidia sass disassembler/inline patcher
  ☆29Updated this week
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated last month
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• Veedrac / microarchitecturometer
  Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…
  ☆131Updated 4 years ago
• jvstech / float-compare-pass
  Fork of LLVM for demonstrating optimization pass development
  ☆29Updated 2 years ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆13Updated last year
• lifting-bits / gap
  A utility library to bridge llvm and mlir gaps.
  ☆13Updated 9 months ago
• iximeow / yaxpeax-dis
  yaxdis, a small and naive disassembler using yaxpeax decoders
  ☆34Updated 5 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆46Updated this week
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago