eigenform / laminaLinks
Microbenchmarking experiments on Zen 2 machines
☆20Updated 3 years ago
Alternatives and similar repositories for lamina
Users that are interested in lamina are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Rust RISC-V Virtual Machine☆111Updated 4 months ago
- Simple library for decoding RISC-V instructions☆24Updated last month
- Sled System Emulator☆28Updated last month
- ☆50Updated this week
- Instruction latency & throughput profiler for AArch64☆40Updated 4 months ago
- ROB size testing utility☆158Updated 4 years ago
- A collection of (public) notes on assorted topics☆79Updated 3 months ago
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- Table of ARM SoC and their features☆61Updated 2 weeks ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆93Updated this week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- TestFloat release 3☆71Updated 9 months ago
- RISC-V Instruction Set Metadata☆42Updated 7 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- A tiny RISC-V instruction decoder and instruction set simulator☆32Updated last month
- ☆34Updated 3 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆64Updated this week
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 4 years ago
- x86-64, ARM, and RVV intrinsics viewer☆76Updated 3 weeks ago
- Documentation of the RISC-V C API☆78Updated last week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆131Updated 4 years ago
- A simple MIPS to LLVM IR recompiler with ahead-of-time recompilation support☆45Updated 5 years ago
- RISC-V Security Model☆34Updated last week
- Trying to figure various CPU things out☆90Updated this week
- CPU Ultimate Latency Test.☆116Updated 3 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆90Updated 3 weeks ago