eigenform / laminaLinks
Microbenchmarking experiments on Zen 2 machines
☆20Updated 3 years ago
Alternatives and similar repositories for lamina
Users that are interested in lamina are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
 - A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
 - RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
 - CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
 - Instruction latency & throughput profiler for AArch64☆39Updated 2 months ago
 - ROB size testing utility☆158Updated 3 years ago
 - Sled System Emulator☆28Updated this week
 - ☆48Updated 2 months ago
 - A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
 - A collection of (public) notes on assorted topics☆79Updated 2 months ago
 - This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
 - Simple library for decoding RISC-V instructions☆24Updated 2 months ago
 - TestFloat release 3☆68Updated 7 months ago
 - Rust RISC-V Virtual Machine☆109Updated 2 months ago
 - Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
 - ☆33Updated 3 years ago
 - Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Updated 11 months ago
 - Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
 - A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆81Updated this week
 - Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Updated 7 months ago
 - ☆16Updated last year
 - RISC-V user-mode emulator that runs DooM☆57Updated 6 years ago
 - A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆37Updated 7 years ago
 - The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 4 years ago
 - Wrappers for open source FPU hardware implementations.☆34Updated last year
 - RISC-V Security Model☆32Updated last week
 - A tiny RISC-V instruction decoder and instruction set simulator☆30Updated last week
 - Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 4 months ago
 - Synthesisable SIMT-style RISC-V GPGPU☆43Updated 3 months ago
 - x86-64, ARM, and RVV intrinsics viewer☆66Updated last month