eigenform / laminaLinks
Microbenchmarking experiments on Zen 2 machines
☆16Updated 3 years ago
Alternatives and similar repositories for lamina
Users that are interested in lamina are comparing it to the libraries listed below
Sorting:
- ☆31Updated last year
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆16Updated last year
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- InstLatX64_Demo☆43Updated last month
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- Microbenchmarks for x86_64 kernel entry methods☆18Updated 3 years ago
- ROB size testing utility☆154Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆34Updated last year
- Sled System Emulator☆28Updated last month
- x86-64, ARM, and RVV intrinsics viewer☆46Updated 2 months ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆99Updated last year
- AVX-512 documentation beyond what Intel provides☆53Updated last year
- A Benchmark Toolkit for Assembly Instructions Using the LLVM JIT☆16Updated 4 years ago
- Info on enabling AVX-512 on Alder Lake☆42Updated 3 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆14Updated 2 months ago
- UB-aware interpreter for LLVM debugging☆29Updated last week
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- A collection of (public) notes on assorted topics☆77Updated this week
- RISC-V Online Help☆33Updated 3 months ago
- ☆46Updated 2 months ago
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆12Updated 6 years ago
- RISC-V Security Model☆30Updated last week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 9 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated this week
- ☆15Updated 3 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year