eigenform / laminaLinks
Microbenchmarking experiments on Zen 2 machines
☆20Updated 3 years ago
Alternatives and similar repositories for lamina
Users that are interested in lamina are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- Instruction latency & throughput profiler for AArch64☆39Updated last month
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- ☆49Updated last month
- Sled System Emulator☆28Updated 4 months ago
- ROB size testing utility☆157Updated 3 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 3 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- A collection of (public) notes on assorted topics☆79Updated last month
- Rust RISC-V Virtual Machine☆107Updated last month
- TestFloat release 3☆68Updated 6 months ago
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆37Updated 7 years ago
- ☆32Updated 3 years ago
- Unofficial clang WebAssembly packages☆17Updated last week
- Microbenchmarks for x86_64 kernel entry methods☆19Updated 3 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- A simple MIPS to LLVM IR recompiler with ahead-of-time recompilation support☆44Updated 5 years ago
- CPU Ultimate Latency Test.☆111Updated 2 weeks ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Updated 5 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆79Updated last week
- A tiny RISC-V instruction decoder and instruction set simulator☆27Updated 3 months ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆14Updated 3 weeks ago
- Microarchitectural weird machine implementation using exceptions, TSX, branch predictors, and branch target buffers.☆15Updated 2 years ago
- Simple library for decoding RISC-V instructions☆24Updated 3 weeks ago
- Trying to figure various CPU things out☆86Updated last year
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆14Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago