eigenform / laminaLinks
Microbenchmarking experiments on Zen 2 machines
☆20Updated 3 years ago
Alternatives and similar repositories for lamina
Users that are interested in lamina are comparing it to the libraries listed below
Sorting:
- ☆33Updated last year
- ☆48Updated 3 months ago
- ROB size testing utility☆158Updated 3 years ago
- Instruction latency & throughput profiler for AArch64☆40Updated 3 months ago
- Sled System Emulator☆28Updated last month
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- x86-64, ARM, and RVV intrinsics viewer☆66Updated 2 weeks ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- A collection of (public) notes on assorted topics☆79Updated 3 months ago
- Rust RISC-V Virtual Machine☆111Updated 3 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Updated 2 years ago
- InstLatX64_Demo☆45Updated last month
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last week
- TestFloat release 3☆70Updated 8 months ago
- Trying to figure various CPU things out☆88Updated last year
- CPU Ultimate Latency Test.☆115Updated 2 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆27Updated 4 months ago
- ☆34Updated 3 years ago
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- A tiny RISC-V instruction decoder and instruction set simulator☆31Updated last month
- ☆59Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Updated last year
- RISC-V user-mode emulator that runs DooM☆58Updated 6 years ago
- RISC-V Security Model☆33Updated this week
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆36Updated 7 years ago
- Intel® Instrumentation and Tracing Technology (ITT) and Just-In-Time (JIT) APIs☆124Updated last month