idanw / Verilog-Pac-ManLinks
Verilog implementation of Pac-Man made for a class's final project
☆19Updated 13 years ago
Alternatives and similar repositories for Verilog-Pac-Man
Users that are interested in Verilog-Pac-Man are comparing it to the libraries listed below
Sorting:
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Updated 11 months ago
- Wishbone interconnect utilities☆44Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Master-thesis-final☆19Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Updated 4 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Verilog wishbone components☆124Updated 2 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Updated 5 years ago
- ☆15Updated 8 months ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 7 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- Mini CPU design with JTAG UART support☆21Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago