idanw / Verilog-Pac-Man
Verilog implementation of Pac-Man made for a class's final project
☆19Updated 13 years ago
Alternatives and similar repositories for Verilog-Pac-Man:
Users that are interested in Verilog-Pac-Man are comparing it to the libraries listed below
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- This is a circular buffer controller used in FPGA.☆33Updated 9 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- ☆21Updated 2 weeks ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- ☆19Updated 4 years ago
- sample VCD files☆37Updated last year
- ☆13Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- ☆21Updated last year
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- UART models for cocotb☆28Updated 2 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆14Updated 9 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 6 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year