Verilog implementation of Pac-Man made for a class's final project
☆19Mar 7, 2012Updated 14 years ago
Alternatives and similar repositories for Verilog-Pac-Man
Users that are interested in Verilog-Pac-Man are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C++ Double Pendulum☆11Apr 21, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆21Dec 3, 2025Updated 3 months ago
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆15May 5, 2020Updated 5 years ago
- CNN and RNN based architectures for Motor Imagery Classification☆15Jun 13, 2019Updated 6 years ago
- Ethiopian books pdf☆30Jun 16, 2023Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆21Sep 13, 2023Updated 2 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆25Jul 9, 2025Updated 8 months ago
- Fugle Realtime API client library for Node.js☆11Dec 16, 2022Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- FPGA implementation of a simple scanline based 2d graphics engine☆24Feb 26, 2019Updated 7 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆30Dec 12, 2021Updated 4 years ago
- A small, zero-dependency Redis client for Clojure.☆29Sep 11, 2025Updated 6 months ago
- An LLVM backend for my custom 32-bit RISC CPU https://scholarworks.rit.edu/theses/9550/☆14Aug 16, 2017Updated 8 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆27Jul 10, 2018Updated 7 years ago
- A Python OOP CLI+GUI interface with the object database in the mobile game Gakuen Idolm@ster.☆30Updated this week
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 5 years ago
- Functional-Level Virtualization in 5G Core Network☆13Jun 9, 2018Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 4 months ago
- Syntacore first stage bootloader☆11Jan 19, 2026Updated 2 months ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- C++ to OpenCL C Source-to-source Translation☆13Feb 15, 2014Updated 12 years ago
- Homework 1 for Introduction to Operating Systems, Fall 2015☆10Oct 26, 2015Updated 10 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Nov 14, 2018Updated 7 years ago
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated last month
- Student project for using audio on the DE2-115 FPGA development board.☆27Apr 28, 2018Updated 7 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago