idanw / Verilog-Pac-ManLinks
Verilog implementation of Pac-Man made for a class's final project
☆19Updated 13 years ago
Alternatives and similar repositories for Verilog-Pac-Man
Users that are interested in Verilog-Pac-Man are comparing it to the libraries listed below
Sorting:
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Master-thesis-final☆19Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆18Updated 3 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Wishbone interconnect utilities☆43Updated 8 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆27Updated this week
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- GUI editor for hardware description designs☆29Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 2 weeks ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- A Risc-V SoC for Tiny Tapeout☆42Updated last month
- ☆45Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆32Updated last year
- ☆42Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- Portable HyperRAM controller☆60Updated 10 months ago
- USB Full Speed PHY☆46Updated 5 years ago