Alternatives and similar repositories for rumur

Users that are interested in rumur are comparing it to the libraries listed below

• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆164Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated last week
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 3 weeks ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated 2 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆91Updated this week
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆115Updated 2 weeks ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 4 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 5 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 6 months ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆150Updated 4 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆164Updated 2 weeks ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆80Updated last year
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 6 years ago
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆12Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆88Updated 2 months ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 8 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆73Updated last week
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆12Updated last year
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆24Updated 5 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆48Updated last month
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆86Updated 3 weeks ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆170Updated 2 years ago