Smattr / rumur
yet another model checker
☆16Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for rumur
- Time-sensitive affine types for predictable hardware generation☆134Updated 3 months ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- RISC-V Specification in Coq☆109Updated 3 months ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- The source code to the Voss II Hardware Verification Suite☆53Updated last month
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- Reads a state transition system and performs property checking☆76Updated last week
- Verilog development and verification project for HOL4☆24Updated last week
- BTOR2 MLIR project☆16Updated 9 months ago
- A minimal development of SSA theory☆88Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆80Updated 3 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 4 months ago
- Symbolic-execution-based verifier for the Viper intermediate verification language.☆80Updated this week
- UCLID5: formal modeling, verification, and synthesis of computational systems☆136Updated last month
- A translation validation framework for MLIR☆73Updated 2 weeks ago
- A verification tool for many memory models☆77Updated this week
- Symbolic execution tool for Sail ISA specifications☆62Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Libraries useful for Dafny programs☆43Updated 2 weeks ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆55Updated 9 years ago
- CHERI-RISC-V model written in Sail☆55Updated last month
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆114Updated last week
- Definition of the Viper intermediate verification language.☆79Updated this week
- simple snapshot-style integration testing for commands☆67Updated 4 months ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆38Updated last month
- ILA Model Database☆20Updated 4 years ago