Alternatives and similar repositories for rumur

Users that are interested in rumur are comparing it to the libraries listed below

• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆157Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 2 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆84Updated 4 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆105Updated this week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆145Updated last week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆79Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆155Updated this week
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆167Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last month
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• arminbiere / gimsatul
  ☆34Updated 3 weeks ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆574Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆763Updated this week
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆53Updated 4 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆58Updated last week
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 5 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆29Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• ssoelvsten / bdd-benchmark
  Benchmarking Suite for BDD packages
  ☆17Updated 2 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆59Updated 10 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆78Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆142Updated last month