Alternatives and similar repositories for rumur

Users that are interested in rumur are comparing it to the libraries listed below

• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated 3 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated 2 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 8 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 2 weeks ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆117Updated this week
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆172Updated 2 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆163Updated last month
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆89Updated 3 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆100Updated this week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆153Updated 5 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 5 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 5 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 2 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆101Updated 5 years ago
• rems-project / sail
  Sail architecture definition language
  ☆823Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆12Updated 4 years ago
• rsnikhil / Tutorial_RISCV_Summit_2025
  Learn the Design of a 6-stage pipelined RISC-V CPU
  ☆17Updated 2 months ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆63Updated 10 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆644Updated last week
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆76Updated 3 years ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆75Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆203Updated 2 weeks ago
• ssoelvsten / bdd-benchmark
  Benchmarking Suite for BDD packages
  ☆21Updated 2 months ago