Alternatives and similar repositories for rumur:

Users that are interested in rumur are comparing it to the libraries listed below

• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆53Updated 2 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 4 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 7 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆89Updated 8 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆90Updated last week
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 3 months ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆76Updated 3 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆57Updated last week
• opencompl / lean-mlir
  A minimal development of SSA theory
  ☆108Updated this week
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• dafny-lang / libraries
  Libraries useful for Dafny programs
  ☆43Updated 2 months ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 2 months ago
• sifive / Kami
  Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…
  ☆199Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• sifive / RiscvSpecFormal
  The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…
  ☆76Updated 4 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 7 months ago
• Errare-humanum-est / HeteroGen
  We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …
  ☆17Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated 3 weeks ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆161Updated last year
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆80Updated 3 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆30Updated this week