Alternatives and similar repositories for rumur

Users that are interested in rumur are comparing it to the libraries listed below

• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 3 weeks ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆110Updated this week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆88Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆161Updated 4 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆87Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆149Updated 3 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆93Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 5 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆67Updated last month
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆73Updated 2 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆162Updated 2 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆170Updated 2 years ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆55Updated 4 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆43Updated 3 weeks ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• rems-project / sail
  Sail architecture definition language
  ☆790Updated this week
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 6 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 5 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆60Updated 10 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆153Updated this week
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago