jonlwowski012 / OV7670_NEXYS4_VerilogView external linksLinks
This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog
☆31Nov 20, 2018Updated 7 years ago
Alternatives and similar repositories for OV7670_NEXYS4_Verilog
Users that are interested in OV7670_NEXYS4_Verilog are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆77Jul 26, 2018Updated 7 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆13Oct 25, 2018Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆13Nov 24, 2014Updated 11 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Community maintained hardware plugin for vLLM on AWS Neuron☆21Updated this week
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- Users can submit orders to milady pool and have their orders only execute at optimal prices☆10Sep 17, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- ☆11Sep 23, 2022Updated 3 years ago
- Simple SDRAM Controller for DE10-Lite.☆13Jan 20, 2019Updated 7 years ago
- This project is about creating an open, reliable, global database that associates symptoms with diseases☆12Sep 17, 2012Updated 13 years ago
- Quadcopter control and pole balancing using deep reinforcement learning and hand gestures on ultra96☆10Oct 31, 2023Updated 2 years ago
- ESP32 Camera with PIR sensor, NTP timestamp and automatic upload to a local FTP☆11Nov 15, 2023Updated 2 years ago
- ☆11Mar 27, 2024Updated last year
- A Relative Infrastructure-less Localization Algorithm for Decentralized and Autonomous Swarm Formation for Indoor Applications☆10Mar 25, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Atamai Image Registration and Segmentation☆21Updated this week
- ☆10Nov 13, 2023Updated 2 years ago
- the symbol description of mobilenet v2☆11Sep 7, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Lora SX1276/7/8 module driver interfacing with STM32F103C8 bluepill. Keil Software code with HAL library☆11Jun 1, 2021Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- GirFFI-based bindings for Gtk+. Supports both Gtk+ 2 and Gtk+ 3☆19Jan 5, 2026Updated last month
- ☆10Apr 6, 2023Updated 2 years ago
- ☆119Sep 2, 2023Updated 2 years ago
- Cocoa interface to the Juggernaut realtime/push service.☆19Nov 11, 2010Updated 15 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- ☆14Mar 21, 2022Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Tutorial☆15Jun 13, 2020Updated 5 years ago
- Interactions between developers and auditors☆10Jan 30, 2024Updated 2 years ago