jonlwowski012 / OV7670_NEXYS4_VerilogLinks
This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog
☆30Updated 7 years ago
Alternatives and similar repositories for OV7670_NEXYS4_Verilog
Users that are interested in OV7670_NEXYS4_Verilog are comparing it to the libraries listed below
Sorting:
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- round robin arbiter☆77Updated 11 years ago
- Verilog modules required to get the OV7670 camera working☆76Updated 7 years ago
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- An implementation of the CORDIC algorithm in Verilog.☆105Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Altera Advanced Synthesis Cookbook 11.0☆112Updated 2 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆72Updated 11 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆71Updated 3 years ago
- SDRAM controller with AXI4 interface☆99Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- AXI4 BFM in Verilog☆35Updated 9 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆117Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆134Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆99Updated 5 years ago
- RISC-V Integration for PYNQ☆179Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆159Updated 10 months ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- ☆73Updated 9 years ago