andywag / NeuralHDLLinks
☆17Updated 8 years ago
Alternatives and similar repositories for NeuralHDL
Users that are interested in NeuralHDL are comparing it to the libraries listed below
Sorting:
- ☆15Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- Network components (NIC, Switch) for FireBox☆19Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Chisel/Firrtl execution engine☆155Updated last year
- Provides various testers for chisel users☆100Updated 3 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Updated 5 years ago
- Useful utilities for BAR projects☆32Updated 2 years ago
- ☆110Updated 7 years ago
- ☆87Updated last week
- FGPU is a soft GPU architecture general purpose computing☆61Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 3 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- SpinalHDL - Cryptography libraries☆59Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Quickstart for Spatial language☆35Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Updated last year
- A Scala library for Context-Dependent Environments☆50Updated last year
- A self-contained computer stack hobby project☆15Updated 9 years ago
- FIR，FFT based on Verilog☆14Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆18Updated 4 years ago
- ☆22Updated 5 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 6 years ago
- This repo contains Go implementation and corresponding APIs for acceleration of Binarized Neural Network (BNN) on FPGAs.☆21Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 5 years ago