andywag / NeuralHDLLinks
☆16Updated 7 years ago
Alternatives and similar repositories for NeuralHDL
Users that are interested in NeuralHDL are comparing it to the libraries listed below
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- ☆15Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Useful utilities for BAR projects☆31Updated last year
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Network components (NIC, Switch) for FireBox☆19Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆109Updated 6 years ago
- Chisel components for FPGA projects☆124Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- A self-contained computer stack hobby project☆15Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆9Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- coursier CLI launchers☆14Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆152Updated 7 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Labs to learn SpinalHDL☆148Updated 11 months ago