andywag / NeuralHDL

Related projects ⓘ

Alternatives and complementary repositories for NeuralHDL

• VeriScala / VeriScala
  ☆14Updated 7 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated 10 months ago
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆100Updated 5 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆17Updated 2 weeks ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆37Updated 8 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆97Updated 4 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• google / bottlerocket
  ☆108Updated 6 years ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 3 months ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• SpinalHDL / SpinalCrypto
  SpinalHDL - Cryptography libraries
  ☆50Updated 3 months ago
• sifive / fpga-shells
  ☆131Updated 2 years ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆99Updated last year
• Chlorophytus / broccoli
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11Updated last year
• ucb-bar / chisel2-deprecated
  ☆389Updated 6 years ago
• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆28Updated 7 years ago
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆119Updated last year
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• sifive / block-nvdla-sifive
  ☆42Updated 3 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆46Updated last year
• Huawei / huaweicloud-fpga
  Obsolete repository of official HUAWEI CLOUD FPGA Development Kit //github.com/huaweicloud/huaweicloud-fpga
  ☆26Updated 6 years ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆24Updated 10 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• FelixWinterstein / LEAP-HLS
  Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
  ☆12Updated 8 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago