andywag / NeuralHDLLinks
☆17Updated 8 years ago
Alternatives and similar repositories for NeuralHDL
Users that are interested in NeuralHDL are comparing it to the libraries listed below
Sorting:
- ☆15Updated 8 years ago
- Network components (NIC, Switch) for FireBox☆19Updated last year
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Useful utilities for BAR projects☆32Updated last year
- Chisel/Firrtl execution engine☆153Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- ☆110Updated 7 years ago
- SpinalHDL - Cryptography libraries☆57Updated last year
- CNN accelerator implemented with Spinal HDL☆18Updated 3 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- ☆87Updated last week
- ☆22Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- A self-contained computer stack hobby project☆15Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆241Updated last year
- Chisel components for FPGA projects☆127Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- Core description files for FuseSoC☆124Updated 5 years ago
- Simple MIDAS Examples☆12Updated 7 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago