Modern VSCode VHDL Support
☆33Apr 10, 2022Updated 3 years ago
Alternatives and similar repositories for vscode-modern-vhdl
Users that are interested in vscode-modern-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- VUnit test explorer for VSCode☆12Dec 30, 2022Updated 3 years ago
- An abstract language model of VHDL written in Python.☆63Jan 28, 2026Updated 2 months ago
- Style guide enforcement for VHDL☆235Feb 5, 2026Updated last month
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- ☆30Jun 16, 2024Updated last year
- ☆26Mar 17, 2026Updated last week
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Create database files for the genealogytree LaTeX package from GEDCOM files☆11Mar 11, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated last year
- vhdl extension for visual studio code☆62Mar 29, 2018Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆84Feb 8, 2020Updated 6 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- VHDL formatter web online written in typescript☆58Jan 6, 2023Updated 3 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- A FRONTEND Interfaces compliant device for the USRP that requires the UHD host code and supporting libraries to be installed☆16Sep 7, 2018Updated 7 years ago
- ☆16Mar 12, 2024Updated 2 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- A fast VHDL language server and analysis library written in Rust☆465Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆12Mar 8, 2020Updated 6 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- Code generator for binary parsing☆20Feb 1, 2020Updated 6 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 3 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago