Alternatives and similar repositories for vscode-modern-vhdl:

Users that are interested in vscode-modern-vhdl are comparing it to the libraries listed below

• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆204Updated this week
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated 2 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆188Updated 2 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆60Updated this week
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆41Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆115Updated this week
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆63Updated 6 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆160Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 9 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated last month
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated last year
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆53Updated 6 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆122Updated last month
• suoto / fpga_cores
  ☆33Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆83Updated 9 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆47Updated this week
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆54Updated 2 years ago
• vhdl-linter / vhdl-linter
  ☆29Updated 10 months ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆33Updated last month
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆60Updated this week
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated 2 weeks ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated this week
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆34Updated last year
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆55Updated 4 years ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆65Updated 2 weeks ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆45Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆50Updated 7 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆111Updated last year