Alternatives and similar repositories for vscode-modern-vhdl:

Users that are interested in vscode-modern-vhdl are comparing it to the libraries listed below

• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆195Updated this week
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆51Updated 3 months ago
• kevinpt / symbolator
  HDL symbol generator
  ☆186Updated last year
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆131Updated this week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆55Updated last month
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated 6 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 10 months ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆64Updated last year
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆106Updated last year
• sigasi / SigasiProjectCreator
  Python scripts that help generating custom Sigasi Project and Libary configuration files
  ☆16Updated 10 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆108Updated this week
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 6 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆71Updated this week
• themperek / cocotb-test
  Unit testing for cocotb
  ☆153Updated 2 weeks ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆182Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆40Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆111Updated last month
• tsfpga / tsfpga
  A flexible and scalable development platform for modern FPGA projects.
  ☆18Updated this week
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆40Updated last year
• suoto / fpga_cores
  ☆32Updated last year
• vhdl-linter / vhdl-linter
  ☆28Updated 7 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆125Updated 3 weeks ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆60Updated 3 months ago
• paulscherrerinstitute / psi_fpga_all
  Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.
  ☆28Updated 9 months ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆77Updated 2 years ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆53Updated 2 years ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆52Updated this week