DCLAB08 / Real-Time-Image-Video-Dehazing
The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
☆27Updated 2 years ago
Alternatives and similar repositories for Real-Time-Image-Video-Dehazing:
Users that are interested in Real-Time-Image-Video-Dehazing are comparing it to the libraries listed below
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆27Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆28Updated 7 months ago
- FPGA图像处理仿真平台☆25Updated 2 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆87Updated 2 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆10Updated 4 years ago
- FPGA实现动态图像识别☆15Updated 4 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆23Updated 3 years ago
- image processing based FPGA☆100Updated 3 years ago
- 一种基于FPGA平台的实时视频去雾系统项目代码,其中bit流文件可以直接下载到PYNQ-Z2开发板上,通过usb和hdmi设备输入有雾视频,将去雾后的视频输出到显示屏上。c++源代码部分是我们的去雾IP核的源代码。☆18Updated 5 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆56Updated 3 years ago
- ISP☆11Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆32Updated 9 months ago
- Integration of SIFT and LES Algorithms☆12Updated 8 months ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 2 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆24Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- Some design examples of Verilog about digital circuits☆25Updated 4 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆115Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆15Updated 4 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆26Updated 4 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆73Updated last year
- Image processing on FPGA using verilog☆20Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆132Updated 4 years ago
- Vivado HLS code for object detection using MOG, opening and closing operations and BLOB detection☆6Updated 5 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆46Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- fpga跑sobel识别算法☆27Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- FPGA实现简单的图像处理算法☆39Updated last year