3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.
☆23Jun 19, 2026Updated last month
Alternatives and similar repositories for gf180mcu_ocd_ip_sram
Users that are interested in gf180mcu_ocd_ip_sram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Jul 21, 2026Updated 2 weeks ago
- A novel Design-for-Test flow using LibreLane☆43May 9, 2026Updated 2 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆19Updated this week
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- ☆22Jun 14, 2026Updated last month
- ☆21May 8, 2025Updated last year
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆24Apr 10, 2026Updated 3 months ago
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆67Updated this week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆32Mar 28, 2026Updated 4 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- ☆37May 29, 2026Updated 2 months ago
- Open-source PDK version manager☆56Jul 9, 2026Updated 3 weeks ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Updated this week
- SiliconCompiler Design Gallery☆76Updated this week
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆17Apr 27, 2026Updated 3 months ago
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Mar 19, 2026Updated 4 months ago
- WAVE (Wide Architecture Virtual Encoding) - The universal GPU ISA. Write GPU kernels once, run on Apple, NVIDIA, AMD, and Intel GPUs. Inc…☆33Apr 24, 2026Updated 3 months ago
- Hardware transactions library for Amaranth☆30Jul 29, 2026Updated last week