☆10May 30, 2021Updated 5 years ago
Alternatives and similar repositories for RTL_synthesis_using_sky130
Users that are interested in RTL_synthesis_using_sky130 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Dec 3, 2025Updated 11 months ago
- Open-Source PPG Dataset for Identity Authentication☆12Oct 3, 2024Updated 2 years ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- ☆32Oct 3, 2022Updated 4 years ago
- Encyclopedia of Combinatorial Structures☆16Jun 27, 2018Updated 8 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 10 years ago
- An introduction to Git subtrees and subtree commands.☆18Jul 18, 2017Updated 9 years ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- ☆11Mar 22, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- ☆23Dec 13, 2024Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 6 years ago
- A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture☆20Mar 31, 2021Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆21Aug 3, 2021Updated 5 years ago
- Mamba inference code for MCUs☆22Sep 9, 2025Updated last year
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 3 months ago
- ☆19Jul 5, 2024Updated 2 years ago
- DIY receiver and senders for sensors based on ESP32 and ATmega328 with 433MHz ASK and LoRa☆10Feb 6, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of all major data-structures and algorithms using the C and Python programming language.☆25Jul 4, 2019Updated 7 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- End-to-End Open-Source I2C GPIO Expander☆45Sep 24, 2026Updated last month
- The container images of PXE/HTTPBoot Server☆13Dec 26, 2023Updated 2 years ago
- ESnet SmartNIC firmware design repository.☆14Updated this week
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- ☆48Jun 4, 2023Updated 3 years ago
- Fast combinatorics in C++ using SSE/AVX instruction sets☆22Mar 25, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OSD Module board for MAX7456 / AT7456☆21Aug 19, 2023Updated 3 years ago
- Repository for system verilog labs from cadence☆17Feb 9, 2020Updated 6 years ago
- A Suite of Benchmark Programs for C-based High-Level Synthesis☆11Jun 9, 2025Updated last year
- ☆18Jul 30, 2021Updated 5 years ago
- AI hardware engineer☆13Updated this week
- How to scale Jitsi to handle 2000+ users across 20 conferences, using terraform + gcp☆18Sep 9, 2020Updated 6 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago