A custom AI chip to be taped out soon!
☆49Dec 20, 2025Updated 7 months ago
Alternatives and similar repositories for ECE298A-TPU
Users that are interested in ECE298A-TPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tiniest ASIC GPU that can render only two texture mapped triangles☆29Jan 2, 2026Updated 7 months ago
- a mini 2x2 systolic array and PE demo☆74Dec 21, 2025Updated 7 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- minimal compiler☆24Feb 19, 2026Updated 5 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Jul 23, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,358Apr 3, 2026Updated 4 months ago
- TinyTapeout demo pcb's RP2040 functionality☆26Updated this week
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Updated this week
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆17Mar 30, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 5 months ago
- ☆15Jan 14, 2025Updated last year
- Memory footprint reduction for transformer models☆11Jan 24, 2023Updated 3 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- Open-source 8×8 INT8 systolic array inference accelerator — from RTL to bitstream☆19Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- use Zybo z7-20☆17May 21, 2025Updated last year
- 3D FPGA Architecture Exploration Tool☆19Jun 22, 2026Updated last month
- ☆11Nov 17, 2025Updated 8 months ago
- ☆46May 24, 2025Updated last year
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆18Feb 9, 2025Updated last year
- Transformer Architecture written with CUDA, C++ and LibTorch.☆11Jul 26, 2025Updated last year
- ☆15Dec 13, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/☆43May 2, 2024Updated 2 years ago
- Analyzes whole genome sequencing data for gene-editing verification☆13Jul 3, 2026Updated last month
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- ECE 350: Real-Time Operating Systems☆30Jul 18, 2026Updated 2 weeks ago
- ☆14Apr 6, 2025Updated last year
- This repository contains openlane configuration and source files for tutorials that I created☆16Mar 5, 2024Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆55Jul 20, 2025Updated last year
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Efficient implementation of DeepSeek Ops (Blockwise FP8 GEMM, MoE, and MLA) for AMD Instinct MI300X☆80Feb 11, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- This is a beginner-friendly tutorial on MLIR from the perspective of a user of MLIR, not a compiler engineer. This tutorial will introduc…☆143Mar 5, 2026Updated 5 months ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- QuickReduce is a performant all-reduce library designed for AMD ROCm that supports inline compression.☆38Aug 29, 2025Updated 11 months ago
- Demangles Microsoft Visual C++ symbol names☆15Oct 12, 2016Updated 9 years ago
- A curated list of AI accelerator papers, resources, tools, and open-source projects.☆147Jul 12, 2026Updated 3 weeks ago
- An implementation of the Latent Skill Embedding model☆10Feb 19, 2016Updated 10 years ago