32bit Simplifier of Boolean functions
☆20Dec 4, 2018Updated 7 years ago
Alternatives and similar repositories for 32bit_Quine-McCluskey_and_Petrick_Method_in_C
Users that are interested in 32bit_Quine-McCluskey_and_Petrick_Method_in_C are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simplifier of logical functions using Quine-McCluskey algorithm☆27Jun 24, 2018Updated 8 years ago
- Logic Minimization in Python☆26Mar 25, 2026Updated 5 months ago
- ☆10Nov 8, 2019Updated 6 years ago
- Portal for my docker container applications☆22Mar 16, 2026Updated 6 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- plugin to generate a list of Git contributors☆16Sep 23, 2024Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 4 months ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 11 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- ☆11Jul 29, 2026Updated last month
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Dec 9, 2015Updated 10 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Repositório da disciplina de Projeto com Circuitos Reconfiguráveis do curso de Engenharia Eletrônica da Faculdade UnB Gama. | Repository …☆10Jul 2, 2019Updated 7 years ago
- ☆15May 10, 2019Updated 7 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated 2 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago