32bit Simplifier of Boolean functions
☆20Dec 4, 2018Updated 7 years ago
Alternatives and similar repositories for 32bit_Quine-McCluskey_and_Petrick_Method_in_C
Users that are interested in 32bit_Quine-McCluskey_and_Petrick_Method_in_C are comparing it to the libraries listed below
Sorting:
- Simplifier of logical functions using Quine-McCluskey algorithm☆27Jun 24, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Logic Minimization in Python☆26Feb 23, 2026Updated 3 weeks ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- plugin to generate a list of Git contributors☆16Sep 23, 2024Updated last year
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 10 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 7 years ago
- ☆11Apr 22, 2025Updated 10 months ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- ☆16May 10, 2019Updated 6 years ago
- ☆15Dec 9, 2015Updated 10 years ago
- Personal website☆10Mar 13, 2026Updated last week
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- A PDP-10 processor written in Verilog☆12Apr 2, 2024Updated last year
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago