Alternatives and similar repositories for 32bit_Quine-McCluskey_and_Petrick_Method_in_C

Users that are interested in 32bit_Quine-McCluskey_and_Petrick_Method_in_C are comparing it to the libraries listed below

• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆110Updated 5 months ago
• dkilfoyle / logic2
  Digital Logic Simulator
  ☆34Updated 4 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆158Updated last month
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆147Updated last year
• scottinet / espresso-logic-minimizer
  A Node.js bridge to the Espresso heuristic logic minimizer original C code
  ☆41Updated 3 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆63Updated last year
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆105Updated 9 months ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• amichai-bd / riscv-multi-core-lotr
  RISCV core RV32I/E.4 threads in a ring architecture
  ☆33Updated 2 years ago
• soc-hub-fi / Marian
  Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions
  ☆16Updated last week
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆53Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆57Updated 2 weeks ago
• drom / rv
  RISC-V Online Help
  ☆36Updated 5 months ago
• nomtats / gdbserver-stub
  ☆18Updated last year
• wallento / riscv-python-model
  Python Model of the RISC-V ISA
  ☆62Updated 3 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆58Updated 2 years ago
• Pufferfish / tlm-of-a-pcie-rootcomplex-systemc
  A transaction level model of a PCI express root complex implemented in systemc
  ☆23Updated 11 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Updated 10 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆145Updated this week
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆75Updated 11 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆77Updated last year
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆36Updated 2 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆117Updated last year
• kcelebi / riscv-assembler
  RISC-V Assembly code assembler package for Python.
  ☆53Updated 2 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆108Updated 4 years ago
• anishathalye / bin2coe
  A tool to convert binary files to COE files 💫
  ☆17Updated 2 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆177Updated last week
• TinyTapeout / tinytapeout-mpw7
  TinyTapeout-01 submission repo
  ☆32Updated 3 years ago
• five-embeddev / riscv-csr-access
  RISC-V CSR Access Routines
  ☆15Updated 3 years ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆47Updated last month