Alternatives and similar repositories for bronzebeard

Users that are interested in bronzebeard are comparing it to the libraries listed below

• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆57Updated last year
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated last year
• aw / fiveforths
  32-bit RISC-V Forth for microcontrollers
  ☆84Updated 7 months ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 4 years ago
• zuloloxi / mecrisp-ice
  http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…
  ☆30Updated 9 years ago
• microCore-VHDL / microCore
  Hardware/Software Co-design environment of a processor core for deterministic real time systems
  ☆38Updated 2 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆53Updated 4 months ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆38Updated 4 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆130Updated last year
• zylin / zpugcc
  ☆53Updated 8 years ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆53Updated 2 months ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆71Updated 6 years ago
• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆71Updated 4 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆54Updated 4 years ago
• samawati / j1eforth
  eForth for the j1 simulator and actual J1 FPGAs
  ☆36Updated 10 years ago
• jamesbowman / sincos
  Efficient implementations of the transcendental functions
  ☆27Updated 8 years ago
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆108Updated last year
• mcmenaminadrian / riscyforth
  Forth for RISC-V SBCs
  ☆32Updated 2 months ago
• AndresNavarro82 / vt52-fpga
  ☆96Updated 4 years ago
• bobbl / punycc
  Very small self-compiling cross compiler for a subset of C
  ☆14Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆36Updated 2 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated this week
• ThorKn / J1-forth
  Forth for the J1-CPU
  ☆19Updated 8 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated last month
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆85Updated last year
• machdyne / kakao
  Kakao Linux
  ☆38Updated 4 months ago
• technoblogy / ulisp-riscv
  A version of the Lisp programming language for RISC-V based boards.
  ☆29Updated 8 months ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆32Updated 2 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆44Updated last year