Alternatives and similar repositories for bronzebeard

Users that are interested in bronzebeard are comparing it to the libraries listed below

• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆52Updated last year
• microCore-VHDL / microCore
  Hardware/Software Co-design environment of a processor core for deterministic real time systems
  ☆38Updated last year
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆65Updated last year
• krakenlake / vmon
  RISC-V machine code monitor
  ☆41Updated this week
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago
• wel97459 / FPGACosmacELF
  A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
  ☆41Updated 4 years ago
• ThorKn / J1-forth
  Forth for the J1-CPU
  ☆19Updated 8 years ago
• zuloloxi / mecrisp-ice
  http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…
  ☆29Updated 8 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• aw / fiveforths
  32-bit RISC-V Forth for microcontrollers
  ☆77Updated 3 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆125Updated 9 months ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year
• technoblogy / ulisp-riscv
  A version of the Lisp programming language for RISC-V based boards.
  ☆29Updated 4 months ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆39Updated this week
• samawati / j1eforth
  eForth for the j1 simulator and actual J1 FPGAs
  ☆35Updated 10 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated 10 months ago
• bobbl / punycc
  Very small self-compiling cross compiler for a subset of C
  ☆11Updated 8 months ago
• RobertBaruch / n6800
  A 6800 CPU written in nMigen
  ☆49Updated 3 years ago
• mcmenaminadrian / riscyforth
  Forth for RISC-V SBCs
  ☆32Updated 5 months ago
• lisper / cpus-pdp11
  FPGA based PDP-11 cpu
  ☆18Updated 9 years ago
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆28Updated 6 months ago
• monsonite / Bit-Serial-ALU
  Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…
  ☆11Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• hutch31 / tv80
  TV80 Z80-compatible microprocessor
  ☆51Updated 5 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated this week
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 5 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆24Updated 8 months ago
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆106Updated last year