ttsiodras / grlib-gplLinks
My optimistic - yet unexpectedly successful - attempt to create a LEON3 inside my FPGA boards (ZestSC1, Pano Logic G2)
☆12Updated 4 years ago
Alternatives and similar repositories for grlib-gpl
Users that are interested in grlib-gpl are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆12Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 11 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Tools for FPGA development.☆45Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆17Updated 3 years ago