ttsiodras / grlib-gplLinks
My optimistic - yet unexpectedly successful - attempt to create a LEON3 inside my FPGA boards (ZestSC1, Pano Logic G2)
☆12Updated 4 years ago
Alternatives and similar repositories for grlib-gpl
Users that are interested in grlib-gpl are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano☆37Updated 4 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆12Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated this week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- mystorm sram test☆27Updated 7 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Tools for FPGA development.☆45Updated 2 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- ☆14Updated last year
- A SoC for DOOM☆17Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- Minimal microprocessor☆20Updated 7 years ago