ttsiodras / grlib-gpl
My optimistic - yet unexpectedly successful - attempt to create a LEON3 inside my FPGA boards (ZestSC1, Pano Logic G2)
☆11Updated 4 years ago
Alternatives and similar repositories for grlib-gpl:
Users that are interested in grlib-gpl are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last week
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆52Updated last week
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Tools for FPGA development.☆44Updated last year
- VGA-compatible text mode functionality☆15Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year