Alternatives and similar repositories for cache_simulator

Users that are interested in cache_simulator are comparing it to the libraries listed below

• GodTamIt / tomasulo-simulation
  A simulation of the Tomasulo algorithm, a hardware algorithm for out-of-order scheduling and execution of computer instructions, written …
  ☆15Updated 8 years ago
• dcblack / ModernSystemC
  Example code for Modern SystemC using Modern C++
  ☆69Updated 3 years ago
• agile-hw / labs
  Lab assignments for the Agile Hardware Design course
  ☆18Updated 2 months ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆96Updated 6 years ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆104Updated 5 months ago
• rivosinc / hammer
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆39Updated 2 weeks ago
• vproc / vicuna2_core
  RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor
  ☆16Updated last week
• akhin / microarchitecture-cheatsheet
  X86 CPU topics overview for developers , oriented towards performance
  ☆204Updated last month
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated last year
• CoffeeBeforeArch / bits_of_architecture
  Slides from the "Bits of Architecture" series on YouTube
  ☆28Updated 3 years ago
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆36Updated 2 years ago
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆30Updated last year
• IAMAl / Readings-in-Computer-Architectures
  Readings in Computer Architectures
  ☆17Updated last month
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆42Updated 7 months ago
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆35Updated 5 years ago
• CoffeeBeforeArch / parallel_cpp
  ☆124Updated 2 years ago
• Weiyet / RTLStructLib
  RTL data structure
  ☆60Updated last month
• dcblack / sc-platform
  Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0
  ☆26Updated 3 years ago
• CSA-infra / RISCV-Scalable-Simulation-tutorial
  ☆14Updated this week
• gem5-hpca-2023 / gem5-tutorial-codespace
  ☆22Updated 2 years ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆141Updated last week
• ueqri / vis4mesh
  Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research
  ☆17Updated 2 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆39Updated 7 years ago
• aakahlow / gem5Valid_Haswell
  ☆21Updated 6 years ago
• Arteris-IP / tlm2-interfaces
  contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols
  ☆63Updated 3 weeks ago
• hanhwi / SimPoint
  ☆17Updated 3 years ago
• epfl-vlsc / parendi
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆25Updated 2 months ago
• GabbedT / ApogeoRV
  A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.
  ☆20Updated 10 months ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆42Updated 2 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆46Updated 4 years ago