A simple trace-based cache simulator
☆16Jan 3, 2025Updated last year
Alternatives and similar repositories for cache_simulator
Users that are interested in cache_simulator are comparing it to the libraries listed below
Sorting:
- ☆11Mar 6, 2023Updated 2 years ago
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- ⏱ A CPU Scheduling Machine☆15May 18, 2020Updated 5 years ago
- You rule, a memory scanner tool for Windows☆15Jan 20, 2023Updated 3 years ago
- ☆127Feb 17, 2023Updated 3 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- ☆28Aug 30, 2025Updated 6 months ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- Simplified Interface for Multicall☆12Jan 21, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- My beloved competitive programming repository☆10Feb 13, 2026Updated 2 weeks ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 2 years ago
- DEI Finance Interface v2☆12May 17, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- Serial and parallel implementations of matrix multiplication☆46Feb 19, 2021Updated 5 years ago
- Building a Complete Computer System from Scratch and build something fun on it.☆11Sep 29, 2023Updated 2 years ago
- A simple blogging web application built with the Leptos framework☆13Sep 18, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆11May 30, 2024Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- How to use node-local MPI rank IDs to manually map MPI ranks to GPUs☆14Apr 22, 2020Updated 5 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- ⚠️ deprecated☆10Jan 9, 2022Updated 4 years ago
- Vector Graphic Visualization☆11Jan 28, 2026Updated last month
- Applied modern C/C++ in calculus, discrete mathematics, robotics and machine learning with CMake.☆11Jan 22, 2026Updated last month
- PineTime Watch Face Simulator with LVGL ported to WebAssembly☆12Sep 6, 2020Updated 5 years ago
- Playing with C++17 and performance☆14Jun 13, 2018Updated 7 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- The grind don't stop.☆11Aug 9, 2023Updated 2 years ago
- A simple and tiny validating XML parser library in C. It is specifically developed for embedded applications in mind.☆16Feb 1, 2023Updated 3 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago