☆26May 17, 2017Updated 9 years ago
Alternatives and similar repositories for Nexys4DDR
Users that are interested in Nexys4DDR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆22Aug 5, 2023Updated 3 years ago
- UART 16550 core☆44Jul 17, 2014Updated 12 years ago
- ☆13May 9, 2016Updated 10 years ago
- ReaSCAN is a synthetic navigation task that requires models to reason about surroundings over syntactically difficult languages. (NeurIPS…☆18Nov 28, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Efficient implementation of a parallel bucket-sort with OpenMP☆11Mar 19, 2017Updated 9 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆15Oct 27, 2023Updated 2 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- 一款Cyclone Ⅳ(EP4CE6E22C8N)的FPGA板，板载JTAG下载电路、HDMI(output)、UART、SDRAM、TFT-LCD等☆18Jun 29, 2023Updated 3 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 6 years ago
- ☆11Apr 18, 2026Updated 5 months ago
- Odyssey TRX SDR project (old version)☆16Mar 24, 2026Updated 6 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 基于bert4keras的SuperGLUE基准代码☆14Jun 25, 2022Updated 4 years ago
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 12 years ago
- MicroPython device driver and nano-GUI for RA8875 based displays☆12Apr 16, 2021Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- ☆15Feb 26, 2021Updated 5 years ago
- PCB files for Adafruit Radio Bonnet☆10Jul 17, 2019Updated 7 years ago
- PCB files for the Adafruit Feather 32u4 Basic Proto☆15Apr 13, 2022Updated 4 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆39Jun 7, 2022Updated 4 years ago
- Micropython driver for precision analog-to-digital converter the ads1015☆13Jun 30, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Teensy and Arduino library to use Fujitsu FRAM SPI memory chip MB85RSxx☆12Feb 7, 2021Updated 5 years ago
- SparkFun Transceiver RS-485 Breakout☆15Feb 29, 2016Updated 10 years ago
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- ☆24Oct 7, 2021Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- SparkFun USB Host Shield☆16Feb 24, 2021Updated 5 years ago
- USB Host shield 2.0 library wit ESP32 support.☆14Jan 14, 2018Updated 8 years ago
- PCB files for the Adafruit 128x64 OLED Bonnet for Raspberry Pi☆12Jun 28, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Simple As Possible RISCV-32I core with debug module.☆42Dec 1, 2019Updated 6 years ago
- A micropython driver for the mcp4725 I²C DAC☆13Sep 6, 2016Updated 10 years ago
- Extension of the fastai library to include object detection.☆19May 27, 2022Updated 4 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 9 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 7 months ago
- 基于verilog实现了ISP图像处理IP(Altera EP4CE6)☆25Jul 15, 2022Updated 4 years ago
- ☆119Dec 24, 2023Updated 2 years ago