0x5ec1ab / invalidate-compareLinks
☆13Updated 4 months ago
Alternatives and similar repositories for invalidate-compare
Users that are interested in invalidate-compare are comparing it to the libraries listed below
Sorting:
- ☆59Updated 2 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆18Updated 2 years ago
- ☆19Updated 6 months ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆23Updated 2 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- ☆32Updated 2 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- ☆16Updated last year
- ☆22Updated 3 months ago
- Shielded Enclaves for Cloud FPGAs☆15Updated 3 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆27Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 6 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆18Updated 2 years ago
- ☆13Updated 4 years ago
- ☆18Updated 2 years ago
- ☆19Updated 3 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year
- ☆35Updated 4 years ago
- ☆23Updated 3 weeks ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago