BoooC / NYCU_ICLAB_2024_FALLView external linksLinks
☆33Jan 6, 2026Updated last month
Alternatives and similar repositories for NYCU_ICLAB_2024_FALL
Users that are interested in NYCU_ICLAB_2024_FALL are comparing it to the libraries listed below
Sorting:
- ☆26Sep 30, 2025Updated 4 months ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆22Jan 26, 2024Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆42Jun 24, 2022Updated 3 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆10Feb 22, 2021Updated 4 years ago
- Attiny85 games☆10Jun 5, 2016Updated 9 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Records ADMP441 I2S microphone input to an SD card on the ESP32☆12Nov 13, 2017Updated 8 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- New version of simple DDS Generator base on AD9833 with STM32 microcontroller.☆18Aug 30, 2022Updated 3 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 3 years ago
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- LVGL Port on STM32 LL, using screen ILI9341.☆15Jul 1, 2021Updated 4 years ago
- IC-contest 2012~2024☆22Apr 30, 2024Updated last year
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆38Updated this week
- Convolutional accelerator kernel, target ASIC & FPGA☆242Apr 10, 2023Updated 2 years ago
- ☆22Mar 11, 2017Updated 8 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆41Jul 31, 2024Updated last year
- 簡韶逸老師的"電腦視覺"作業與專題(CV)☆22Jan 18, 2024Updated 2 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆31Dec 10, 2021Updated 4 years ago
- ☆31Oct 10, 2023Updated 2 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆40Oct 6, 2024Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Sep 25, 2019Updated 6 years ago
- IC Contest☆42Mar 28, 2023Updated 2 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 4 years ago
- Spot-like Robot by using Futaba RS304/303 Servo. Quro named by Quadruped Robot.☆30Apr 30, 2020Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆38May 2, 2017Updated 8 years ago
- A simple parallel i2s driver for the esp32☆41Feb 17, 2021Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Dec 13, 2020Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- simple and cheap 16 channel logic analyzer based on Cypress CY7C68013A development board☆39Aug 4, 2020Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- Currently running saddle sinusoidal control. FOC requires 3 phase current feedback and the CLARKE & PARK transforms.☆41Dec 21, 2020Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Feb 26, 2025Updated 11 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Oct 21, 2016Updated 9 years ago
- ☆42Jun 30, 2024Updated last year