max410011 / IC-Contest

Related projects ⓘ

Alternatives and complementary repositories for IC-Contest

• derek8955 / ic_contest
  IC Contest
  ☆24Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆10Updated 3 years ago
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆46Updated last year
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆14Updated last month
• aelog134256 / iclab2024fall
  ☆19Updated this week
• XDEv11 / ICLAB-2022-FALL
  ☆28Updated last year
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆88Updated 2 months ago
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆30Updated 3 weeks ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆13Updated 9 months ago
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆20Updated 10 months ago
• lol0963332320 / ICLAB
  ☆8Updated last year
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆12Updated last year
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆20Updated last year
• arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2
  ☆93Updated 4 years ago
• huangxc6 / E203_CNN_Genesys2
  Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
  ☆11Updated 6 months ago
• Buck008 / Transformer-Accelerator-Based-on-FPGA
  You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…
  ☆118Updated 7 months ago
• boaaaang / CNN-Implementation-in-Verilog
  Convolutional Neural Network RTL-level Design
  ☆34Updated 3 years ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆16Updated 3 weeks ago
• ryaanluke / DNN-Hardware-Accelerator
  SystemVerilog files for lab project on a DNN hardware accelerator
  ☆12Updated 3 years ago
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆25Updated 2 years ago
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆129Updated 4 years ago
• Dazhuzhu-github / systolic-array
  verilog实现TPU中的脉动阵列计算卷积的module
  ☆68Updated 2 years ago
• FedericoSerafini / HLS-CNN
  High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
  ☆29Updated 3 months ago
• 8krisv / CNN-ACCELERATOR
  Hardware accelerator for convolutional neural networks
  ☆26Updated 2 years ago
• zhangzek / 3x3_matrix_Systolic_Array_multiplier
  3×3脉动阵列乘法器
  ☆36Updated 5 years ago
• GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array
  2023集创赛国二，紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
  ☆121Updated 2 weeks ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆152Updated last month
• bol-edu / 2022-fall-ntu
  ☆26Updated 2 months ago