max410011 / IC-Contest
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for IC-Contest
- ☆10Updated 3 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆46Updated last year
- 交通大學iclab 2023 fall☆13Updated 3 weeks ago
- ☆28Updated last year
- ☆17Updated last week
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆112Updated 7 months ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆29Updated last week
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- ☆93Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆24Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆29Updated 3 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆10Updated 6 months ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆88Updated 2 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆168Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆126Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆164Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆32Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- IC implementation of Systolic Array for TPU☆148Updated 3 weeks ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆120Updated last week
- This repo is "NTHU VLSI System Design and Implementation" course project.☆11Updated 7 years ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- ☆8Updated last year
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago