MauererM / VIIRF
Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.
☆20Updated 6 years ago
Alternatives and similar repositories for VIIRF
Users that are interested in VIIRF are comparing it to the libraries listed below
Sorting:
- VHDL Modules☆24Updated 10 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆24Updated 7 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- ☆17Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆18Updated 2 weeks ago
- Extensible FPGA control platform☆60Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆57Updated this week
- VHDL PCIe Transceiver☆28Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆68Updated 7 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 9 years ago
- A simple I2C minion in VHDL☆60Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- ☆13Updated 5 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆25Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆85Updated 2 years ago
- A collection of demonstration digital filters☆151Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A series of CORDIC related projects☆105Updated 6 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- A collection of Opal Kelly provided design resources☆16Updated 2 months ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- assorted library of utility cores for amaranth HDL☆88Updated 8 months ago