MauererM / VIIRFLinks
Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.
☆21Updated 7 years ago
Alternatives and similar repositories for VIIRF
Users that are interested in VIIRF are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆119Updated 4 years ago
- A collection of demonstration digital filters☆154Updated last year
- VHDL Modules☆24Updated 10 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 6 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Audio Signal Processing SoC☆18Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- A series of CORDIC related projects☆113Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- QSPI flash support for Xilinx's Zynq devices☆22Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆51Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Utilities for MyHDL☆19Updated last year