Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.
☆20May 28, 2018Updated 8 years ago
Alternatives and similar repositories for VIIRF
Users that are interested in VIIRF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆14Aug 5, 2019Updated 7 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 7 years ago
- JSynthLib is an Open Source Universal Synthesizer Patch Editor / Librarian☆12Feb 28, 2009Updated 17 years ago
- The BYTE hands free interface☆11Oct 11, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- S/PDIF Library☆11Apr 13, 2026Updated 5 months ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Source files for Getting to Know Vivado course☆19Sep 2, 2020Updated 6 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- ☆12Jun 13, 2017Updated 9 years ago
- Report various statistics stemming from a confusion matrix in a tidy fashion. 🎯☆12Jul 10, 2020Updated 6 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Base project for the MicroZed☆30Feb 26, 2021Updated 5 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- LVGL port for the 7-inch Riverdi STM32 Embedded Displays (STM32H757XIH86)☆16Feb 6, 2026Updated 8 months ago
- A cross platform command line utility allowing for time expansion/compression, pitch shifting and resampling of audio.☆17Jun 29, 2024Updated 2 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 9 years ago
- Firmware for the Yamaha TX81Z☆15Oct 3, 2020Updated 6 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆17Jun 15, 2018Updated 8 years ago
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 11 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- ☆17May 20, 2026Updated 4 months ago
- Supplementary material for the masters course "Selected Topics in Audio Signal Processing"☆13Dec 1, 2020Updated 5 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 9 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 11 years ago
- Implementation of 'Vocos: Closing the gap between time-domain and Fourier-based neural vocoders for high-quality audio synthesis', in MLX☆25Oct 30, 2024Updated last year
- ☆15Sep 19, 2019Updated 7 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ESnet general-purpose FPGA design library.☆14Updated this week
- ☆11May 30, 2018Updated 8 years ago
- Processing System Makefiles☆17Jul 8, 2026Updated 3 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated last year
- Examples of software defined radio code. [RTLSDR]☆21Jan 23, 2013Updated 13 years ago
- ☆12Sep 5, 2017Updated 9 years ago