Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.
☆20May 28, 2018Updated 8 years ago
Alternatives and similar repositories for VIIRF
Users that are interested in VIIRF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 7 years ago
- WinFilter graphical FIR filter design program☆19Aug 27, 2025Updated last year
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 9 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 3 years ago
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 7 years ago
- JSynthLib is an Open Source Universal Synthesizer Patch Editor / Librarian☆12Feb 28, 2009Updated 17 years ago
- S/PDIF Library☆11Apr 13, 2026Updated 5 months ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 6 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- ☆12Jun 13, 2017Updated 9 years ago
- Development tools for Atari Jaguar 64☆10Jan 30, 2015Updated 11 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- LVGL port for the 7-inch Riverdi STM32 Embedded Displays (STM32H757XIH86)☆16Feb 6, 2026Updated 7 months ago
- A cross platform command line utility allowing for time expansion/compression, pitch shifting and resampling of audio.☆17Jun 29, 2024Updated 2 years ago
- A day scheduler for use with jQuery☆10Jun 15, 2018Updated 8 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- In this project, the simulation of simple digital hearing aid was developed using MATLAB programming language. The implementation of this…☆10Nov 11, 2021Updated 4 years ago
- Firmware for the Yamaha TX81Z☆15Oct 3, 2020Updated 5 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆17Jun 15, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 10 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- ☆17May 20, 2026Updated 4 months ago
- Supplementary material for the masters course "Selected Topics in Audio Signal Processing"☆13Dec 1, 2020Updated 5 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 9 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 11 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- Implementation of 'Vocos: Closing the gap between time-domain and Fourier-based neural vocoders for high-quality audio synthesis', in MLX☆24Oct 30, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Sep 19, 2019Updated 7 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- ☆12Jan 10, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Sep 3, 2026Updated 2 weeks ago
- ☆11May 30, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago