MauererM / VIIRFLinks
Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used. 
☆21Updated 7 years ago
Alternatives and similar repositories for VIIRF
Users that are interested in VIIRF are comparing it to the libraries listed below
Sorting:
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- A collection of demonstration digital filters☆156Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- VHDL Modules☆24Updated 10 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- A series of CORDIC related projects☆116Updated 11 months ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆29Updated 2 years ago
- SDK for FPGA / Linux Instruments☆104Updated this week
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- ☆15Updated 2 months ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆94Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated this week
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago