Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-specific hardware constructs used.
☆21May 28, 2018Updated 8 years ago
Alternatives and similar repositories for VIIRF
Users that are interested in VIIRF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 7 years ago
- WinFilter graphical FIR filter design program☆19Aug 27, 2025Updated 11 months ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆16Sep 26, 2022Updated 3 years ago
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 7 years ago
- JSynthLib is an Open Source Universal Synthesizer Patch Editor / Librarian☆12Feb 28, 2009Updated 17 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- S/PDIF Library☆11Apr 13, 2026Updated 3 months ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- Report various statistics stemming from a confusion matrix in a tidy fashion. 🎯☆12Jul 10, 2020Updated 6 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- Base project for the MicroZed☆30Feb 26, 2021Updated 5 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- LVGL port for the 7-inch Riverdi STM32 Embedded Displays (STM32H757XIH86)☆16Feb 6, 2026Updated 6 months ago
- A day scheduler for use with jQuery☆10Jun 15, 2018Updated 8 years ago
- In this project, the simulation of simple digital hearing aid was developed using MATLAB programming language. The implementation of this…☆10Nov 11, 2021Updated 4 years ago
- Firmware for the Yamaha TX81Z☆15Oct 3, 2020Updated 5 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆17Jun 15, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- Example software for the MonkeyJam Freescale HIT Project - https://community.freescale.com/docs/DOC-100149☆14Oct 2, 2015Updated 10 years ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- Supplementary material for the masters course "Selected Topics in Audio Signal Processing"☆13Dec 1, 2020Updated 5 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 9 years ago
- Pigeon Chess Engine☆11Jul 13, 2026Updated 3 weeks ago
- Active Disturbance Rejection Control for Python☆42Jun 2, 2023Updated 3 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- ☆15Sep 19, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- ☆11May 30, 2018Updated 8 years ago
- Chibios-based ebike controller☆17Jan 26, 2026Updated 6 months ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- ☆14Feb 26, 2020Updated 6 years ago