edaplayground / eda-playgroundLinks
EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
☆62Updated last month
Alternatives and similar repositories for eda-playground
Users that are interested in eda-playground are comparing it to the libraries listed below
Sorting:
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- ☆86Updated 9 months ago
- RISC-V Verification Interface☆92Updated this week
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- ☆52Updated 9 years ago
- FuseSoC standard core library☆139Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- UVM 1.2 port to Python☆251Updated 3 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆60Updated 3 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- ☆159Updated 2 years ago
- ☆201Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- ☆95Updated last year
- ideas and eda software for vlsi design☆50Updated last week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- An overview of TL-Verilog resources and projects☆78Updated 2 months ago
- Control and status register code generator toolchain☆137Updated last week
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Generate UVM register model from compiled SystemRDL input☆55Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 7 months ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- Examples and reference for System Verilog Assertions☆84Updated 8 years ago
- Python-based IP-XACT parser☆132Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago