EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
☆70Apr 13, 2026Updated this week
Alternatives and similar repositories for eda-playground
Users that are interested in eda-playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 10 months ago
- Reflection API for SystemVerilog☆15Mar 30, 2026Updated 2 weeks ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆61May 11, 2016Updated 9 years ago
- ☆121Nov 11, 2025Updated 5 months ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- VHDL related news.☆27Apr 12, 2026Updated last week
- Open Source PHY v2☆34Apr 25, 2024Updated last year
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 11 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- WebCL conformance tests☆20Feb 9, 2018Updated 8 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 5 months ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Dec 9, 2015Updated 10 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆145Apr 9, 2026Updated last week
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 11 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆61Feb 25, 2023Updated 3 years ago
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- A generic class library in SystemVerilog☆86May 20, 2021Updated 4 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week