EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
☆71Jul 21, 2026Updated last week
Alternatives and similar repositories for eda-playground
Users that are interested in eda-playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆63May 11, 2016Updated 10 years ago
- ☆132Nov 11, 2025Updated 8 months ago
- Open Source PHY v2☆36Apr 25, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jul 5, 2019Updated 7 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 12 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 8 months ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 3 weeks ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- A generic class library in SystemVerilog☆90May 20, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- ☆33Oct 4, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16May 25, 2026Updated 2 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Arduino IDE Board Manager module for Atmel atmega Xplained minis☆15Mar 15, 2017Updated 9 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 9 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago