EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
☆73Jul 21, 2026Updated 3 months ago
Alternatives and similar repositories for eda-playground
Users that are interested in eda-playground are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- ☆68May 11, 2016Updated 10 years ago
- ☆143Aug 14, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- VHDL related news.☆27Updated this week
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 4 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 12 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆658Dec 24, 2021Updated 4 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- An abstract model of EDA tool projects.☆14Oct 18, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 14, 2026Updated 2 weeks ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- A generic class library in SystemVerilog☆91May 20, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 7 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- ☆16May 25, 2026Updated 5 months ago
- Examples and reference for System Verilog Assertions☆95Mar 18, 2017Updated 9 years ago