Alternatives and similar repositories for eda-playground

Users that are interested in eda-playground are comparing it to the libraries listed below

• edaplayground / epwave

  View on GitHub
  EPWave -- The Free Interactive Browser-Based Wave Viewer
  ☆14Apr 1, 2015Updated 10 years ago
• paripath / cdf

  View on GitHub
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Feb 13, 2020Updated 6 years ago
• JohnDRO / Golirev-IDE

  View on GitHub
  An online Verilog IDE based on YosysJS.
  ☆24Jan 7, 2016Updated 10 years ago
• StanfordVLSI / dragonphy2

  View on GitHub
  Open Source PHY v2
  ☆33Apr 25, 2024Updated last year
• tudortimi / vpi

  View on GitHub
  SystemVerilog wrapper over the Verilog Programming Interface (VPI)
  ☆13Jun 3, 2025Updated 8 months ago
• ecilasun / e32e

  View on GitHub
  Latest in the line of the E32 processors with better/generic cache placement
  ☆10Feb 25, 2023Updated 2 years ago
• drom / sta

  View on GitHub
  🕒 Static Timing Analysis diagram renderer
  ☆13Dec 13, 2023Updated 2 years ago
• tudortimi / reflection

  View on GitHub
  Reflection API for SystemVerilog
  ☆15Jun 5, 2025Updated 8 months ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• tudortimi / ipxact

  View on GitHub
  IP-XACT XML binding library
  ☆16Jun 23, 2016Updated 9 years ago
• pulp-platform / adv_dbg_if

  View on GitHub
  Advanced Debug Interface
  ☆14Jan 23, 2025Updated last year
• lowRISC / rocket

  View on GitHub
  ☆33Oct 4, 2017Updated 8 years ago
• ShepardSiegel / ocpi

  View on GitHub
  Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!
  ☆25Oct 19, 2016Updated 9 years ago
• chipsalliance / uvm-verilator

  View on GitHub
  ☆114Nov 11, 2025Updated 3 months ago
• libresilicon / magic-8.2

  View on GitHub
  Magic VLSI Layout Tool
  ☆21Oct 10, 2019Updated 6 years ago
• hanysalah / Design-Pattern-in-SV

  View on GitHub
  This repo is created to include illustrative examples on object oriented design pattern in SV
  ☆60Feb 25, 2023Updated 2 years ago
• amiq-consulting / fc4sc

  View on GitHub
  A header only C++11 library for functional coverage
  ☆36Oct 5, 2022Updated 3 years ago
• Xilinx / revCtrl

  View on GitHub
  Revision Control Labs and Materials
  ☆25Jan 23, 2018Updated 8 years ago
• apertus-open-source-cinema / alpha-hardware

  View on GitHub
  Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)
  ☆22Jun 10, 2014Updated 11 years ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• cluelogic / cluelib

  View on GitHub
  A generic class library in SystemVerilog
  ☆87May 20, 2021Updated 4 years ago
• apertus-open-source-cinema / alpha-software

  View on GitHub
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆30Dec 9, 2015Updated 10 years ago
• freecores / theia_gpu

  View on GitHub
  Theia: ray graphic processing unit
  ☆20Jul 17, 2014Updated 11 years ago
• tpoikela / uvm-python

  View on GitHub
  UVM 1.2 port to Python
  ☆259Feb 9, 2025Updated last year
• Nic30 / hdlConvertorAst

  View on GitHub
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆41Nov 12, 2025Updated 3 months ago
• accellera / uvm

  View on GitHub
  ☆60May 11, 2016Updated 9 years ago
• C-L-G / My_Opensource_AZPR_SOC

  View on GitHub
  根据最近看的一本书编写的对应RTL以及Testbench
  ☆20Mar 12, 2017Updated 8 years ago
• fvutils / pyvsc

  View on GitHub
  Python packages providing a library for Verification Stimulus and Coverage
  ☆138Feb 3, 2026Updated last week
• wsong83 / Asynchronous-Verilog-Synthesiser

  View on GitHub
  Synthesiser for Asynchronous Verilog Language
  ☆20Oct 29, 2014Updated 11 years ago
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆11Mar 22, 2015Updated 10 years ago
• jwwebbopen / SystemVerilogTools

  View on GitHub
  Tools for SystemVerilog development.
  ☆15Jan 3, 2018Updated 8 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• pulp-platform / apb_timer

  View on GitHub
  APB Timer Unit
  ☆13Oct 30, 2025Updated 3 months ago
• KhronosGroupArchives / WebCL-conformance

  View on GitHub
  WebCL conformance tests
  ☆20Feb 9, 2018Updated 8 years ago
• clothbot / Pyvams

  View on GitHub
  Python Verilog-AMS Parser
  ☆12Oct 13, 2015Updated 10 years ago
• verilog-to-routing / libsdcparse

  View on GitHub
  ☆12Feb 6, 2026Updated last week
• Practical-UVM-Step-By-Step / Practical-UVM-IEEE-Edition

  View on GitHub
  This is the repository for the IEEE version of the book
  ☆80Sep 29, 2020Updated 5 years ago
• chipsalliance / sv-tests

  View on GitHub
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆356Updated this week
• nobodywasishere / VHDLproc

  View on GitHub
  VHDLproc is a VHDL preprocessor
  ☆24May 12, 2022Updated 3 years ago