Alternatives and similar repositories for uvm

Users that are interested in uvm are comparing it to the libraries listed below

• amiq-consulting / svaunit
  SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)
  ☆74Updated 4 years ago
• accellera-official / uvm-core
  ☆100Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆131Updated 2 weeks ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆85Updated 4 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆254Updated 9 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-IEEE-Edition
  This is the repository for the IEEE version of the book
  ☆75Updated 5 years ago
• raysalemi / Python4RTLVerification
  ☆170Updated 3 years ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆117Updated 2 months ago
• hjking / uvm_gen
  UVM Generator
  ☆47Updated last year
• svunit / svunit
  ☆208Updated 9 months ago
• amiq-consulting / amiq_apb
  SystemVerilog VIP for AMBA APB protocol
  ☆81Updated 4 years ago
• adki / DPI_Tutorial
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆72Updated 4 years ago
• doswellf / combinator-uvm
  UVM Testbench For SystemVerilog Combinator Implementation
  ☆56Updated 8 years ago
• dovstamler / uvm_agents
  UVM agents
  ☆83Updated 8 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• jerralph / riscv-vip
  For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug
  ☆65Updated 4 years ago
• uvmdebug / uvm_debug
  UVM interactive debug library
  ☆35Updated 8 years ago
• chipsalliance / uvm-verilator
  ☆110Updated 3 weeks ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆112Updated 11 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆145Updated 4 years ago
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆60Updated last week
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆108Updated 2 years ago
• luuvish / amba3-vip
  amba3 apb/axi vip
  ☆51Updated 10 years ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆73Updated 2 weeks ago
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆149Updated 5 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆203Updated last year
• adki / gen_amba
  AMBA bus generator including AXI, AHB, and APB
  ☆114Updated 4 years ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆158Updated 3 years ago
• seabeam / yuu_ahb
  UVM AHB VIP
  ☆88Updated 2 months ago
• zhajio1988 / YASA
  Yet Another Simulation Architecture
  ☆77Updated 5 years ago