CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.
☆35Jul 15, 2026Updated this week
Alternatives and similar repositories for mocha
Users that are interested in mocha are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆133May 8, 2026Updated 2 months ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆54Apr 14, 2026Updated 3 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆47Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- ☆27Jan 30, 2026Updated 5 months ago
- 64-bit multicore Linux-capable RISC-V processor☆117Apr 28, 2025Updated last year
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆13Jul 5, 2026Updated last week
- Side-channel analysis setup for OpenTitan☆40Nov 3, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- Design Verification Engineer interview preparation guide.☆52Jul 20, 2025Updated 11 months ago
- OpenTitan: Open source silicon root of trust☆3,543Updated this week
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on…☆144Updated this week
- Fuzz everything! Now let's fuzz chip!☆42Jun 5, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆109May 22, 2026Updated last month
- 8-bit CPU☆38Apr 5, 2026Updated 3 months ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- ☆12Jun 29, 2022Updated 4 years ago
- RISC-V Security HC admin repo☆17Jan 7, 2025Updated last year
- LD linker script grammar for tree-sitter☆11Nov 19, 2023Updated 2 years ago
- A dependency management tool for hardware projects.☆379Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Exampwe of ewwonyenyonyuns code:☆15Sep 25, 2019Updated 6 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 6 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆36Jul 19, 2024Updated last year
- CHERI ISA Specification☆25Mar 13, 2026Updated 4 months ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago