CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.
☆40Oct 8, 2026Updated this week
Alternatives and similar repositories for mocha
Users that are interested in mocha are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆54Sep 4, 2026Updated last month
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆135Sep 14, 2026Updated 3 weeks ago
- Testing processors with Random Instruction Generation☆62Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Aug 28, 2026Updated last month
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- 64-bit multicore Linux-capable RISC-V processor☆121Apr 28, 2025Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated 2 months ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆36Jul 17, 2025Updated last year
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆54Updated this week
- A demo system for Ibex including debug support and some peripherals☆100Jul 16, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆13Jul 5, 2026Updated 3 months ago
- Side-channel analysis setup for OpenTitan☆43Nov 3, 2025Updated 11 months ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Sep 29, 2026Updated last week
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AIA IP compliant with the RISC-V AIA spec☆47Sep 7, 2026Updated last month
- Problem Sets for MIT 6.512 Formal Reasoning About Programs, Spring 2023☆32May 10, 2023Updated 3 years ago
- ☆22Sep 26, 2025Updated last year
- ☆27Jan 30, 2026Updated 8 months ago
- OpenTitan FI formal verification framework☆18Aug 29, 2023Updated 3 years ago
- OpenTitan: Open source silicon root of trust☆3,683Updated this week
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆30Apr 3, 2025Updated last year
- This repository contains a parameterized AXI Slave to AHB-Lite Master bridge and a UVM-based verification environment for functional, exc…☆21Mar 26, 2026Updated 6 months ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mojo-V: A RISC-V instruction set extension for privacy-oriented programming. Mojo-V allows programmers to write software that computes on…☆151Aug 12, 2026Updated last month
- A Customized ASIC framework for Retro Stuff☆36Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- ☆19Sep 9, 2026Updated last month
- ☆47Updated this week
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago