evolvablehardware / BitstreamEvolution
Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit
☆10Updated this week
Related projects ⓘ
Alternatives and complementary repositories for BitstreamEvolution
- ☆13Updated 2 weeks ago
- Repository for the 2024 Telluride Topic Area Neuromorphic Systems for Space☆11Updated 4 months ago
- Open source version of ArchGym project.☆106Updated 5 months ago
- Verilog evaluation benchmark for large language model☆175Updated 2 months ago
- ☆11Updated this week
- ☆33Updated 3 weeks ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- ☆129Updated last year
- Spyx: Spiking Neural Networks in JAX☆101Updated 3 weeks ago
- Deep and online learning with spiking neural networks in Python for Graphcore IPU☆10Updated last year
- ☆71Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆113Updated last month
- A survey on Hardware Accelerated LLMs☆34Updated 9 months ago
- EPFL logic synthesis benchmarks☆164Updated 2 months ago
- ☆40Updated 9 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆227Updated this week
- Neuromorphic Intermediate Representation reference implementation☆78Updated last month
- A python library for fractional fixed-point (base 2) arithmetic and binary manipulation with Numpy compatibility.☆183Updated 8 months ago
- ☆28Updated 2 years ago
- Machine-Learning Accelerator System Exploration Tools☆121Updated this week
- ☆14Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month
- LLM4HWDesign Starting Toolkit☆16Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- Deep learning for spiking neural networks☆66Updated 6 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Torch2Chip (MLSys, 2024)☆50Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆24Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated last week