A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice
☆12Jan 4, 2025Updated last year
Alternatives and similar repositories for ZSpice
Users that are interested in ZSpice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My notebook using mkdocs☆19Mar 12, 2025Updated last year
- 复旦数字集成电路设计自动化项目文档☆10Apr 12, 2025Updated last year
- ☆22Sep 29, 2025Updated 8 months ago
- A Swift Reimplementation of DanXi☆35May 19, 2026Updated last week
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆35Dec 6, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆43Apr 10, 2026Updated last month
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆70Aug 10, 2024Updated last year
- An open-source design automation framework for Field-coupled Nanotechnologies☆91Updated this week
- Python implementation of an N-gram language model with Laplace smoothing and sentence generation.☆88Feb 9, 2018Updated 8 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆160May 31, 2022Updated 3 years ago
- CPU Design Based on RISCV ISA☆139Jun 14, 2024Updated last year
- 一个开源的FPGA神经网络加速器。☆197Sep 4, 2023Updated 2 years ago
- EPFL logic synthesis benchmarks☆252May 6, 2026Updated 3 weeks ago
- C++ logic network library☆293May 11, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fast inference from large lauguage models via speculative decoding☆915Aug 22, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- [ICML 2024] Break the Sequential Dependency of LLM Inference Using Lookahead Decoding☆1,337Mar 6, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,174May 22, 2026Updated last week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,843Mar 24, 2021Updated 5 years ago
- Open-source implementation of AlphaEvolve☆6,435Mar 18, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- 每个人都能看懂的大模型知识分享，LLMs春/秋招大模型面试前必看，让你和面试官侃侃而谈☆6,568May 21, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pretrained Pytorch face detection (MTCNN) and facial recognition (InceptionResnet) models☆5,146Sep 16, 2025Updated 8 months ago
- A framework for few-shot evaluation of language models.☆12,678May 11, 2026Updated 2 weeks ago
- 解决Cursor在免费订阅期间出现以下提示的问题: Your request has been blocked as our system has detected suspicious activity / You've reached your trial reque…☆26,342May 14, 2026Updated 2 weeks ago
- 🧠「大模型」2小时完全从0训练64M的小参数LLM！Train a 64M-parameter LLM from scratch in just 2h!☆50,509May 19, 2026Updated last week
- 计算机自学指南☆72,917Feb 24, 2026Updated 3 months ago
- A list of Free Software network services and web applications which can be hosted on your own servers☆295,687Updated this week