A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice
☆13Jan 4, 2025Updated last year
Alternatives and similar repositories for ZSpice
Users that are interested in ZSpice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- ☆10Mar 11, 2017Updated 9 years ago
- RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…☆13Jan 20, 2026Updated 9 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆17Jan 9, 2026Updated 10 months ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆16Aug 14, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Simple Way to Eliminate Reward Hacking in GRPO Diffusion Alignment☆21Apr 14, 2026Updated 7 months ago
- Code and results for our paper "Analyzing Vectorized Hash Tables Across CPU Architectures" @ VLDB '23.☆32Feb 2, 2024Updated 2 years ago
- ☆21Sep 29, 2025Updated last year
- In this realtime car detection we are using YOLOV8 model also known as Ultralytics, for the detection of vehicles and deep_sort_pytorch. …☆17Feb 8, 2025Updated last year
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆20May 28, 2026Updated 5 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Dec 6, 2021Updated 4 years ago
- A Swift Reimplementation of DanXi☆36Nov 5, 2026Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆48Apr 10, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Homepage built with mkdocs☆35Updated this week
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆34Oct 26, 2023Updated 3 years ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 4 months ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆43Aug 15, 2025Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆77Aug 10, 2024Updated 2 years ago
- ☆44Dec 21, 2025Updated 10 months ago
- Python bindings for the egglog rust library☆115Updated this week
- An open-source design automation framework for Field-coupled Nanotechnologies☆97Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Python library for working with logic networks, synthesis, and optimization.☆90Updated this week
- Python implementation of an N-gram language model with Laplace smoothing and sentence generation.☆89Feb 9, 2018Updated 8 years ago
- EDA claws for analog/digital circuits and device design☆57Updated this week
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆395Sep 21, 2026Updated last month
- FOS - FPGA Operating System☆74Oct 22, 2020Updated 6 years ago
- ☆65Jul 13, 2026Updated 4 months ago
- CPU Design Based on RISCV ISA☆148Jun 14, 2024Updated 2 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆231May 31, 2022Updated 4 years ago
- 复旦论文latex模版，包括毕业论文模版，普通课程论文模版(带封皮)☆92Mar 30, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog/SystemVerilog Guide☆98Jan 4, 2024Updated 2 years ago
- [ICLR 2025] PEARL: Parallel Speculative Decoding with Adaptive Draft Length☆175Dec 23, 2025Updated 10 months ago
- 一个开源的FPGA神经网络加速器。☆206Sep 4, 2023Updated 3 years ago
- 集成电路 / 微电子专业自学指南。17 个科研方向全景导览（课题组 · 知识路径 · 毕业去向），7大知识板块 200+ 门课程资源，帮助同学们构建连续的知识体系。希望对同学们的学习有所帮助❤️，如果喜欢请给个star🌟☆355Updated this week
- EPFL logic synthesis benchmarks☆275Aug 13, 2026Updated 3 months ago
- C++ logic network library☆317Nov 6, 2026Updated last week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆388Jul 12, 2017Updated 9 years ago
Are these results useful?