A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice
☆12Jan 4, 2025Updated last year
Alternatives and similar repositories for ZSpice
Users that are interested in ZSpice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My notebook using mkdocs☆18Mar 12, 2025Updated last year
- 复旦数字集成电路设计自动化项目文档☆10Apr 12, 2025Updated last year
- ☆22Sep 29, 2025Updated 6 months ago
- A Swift Reimplementation of DanXi☆34Updated this week
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Dec 6, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Apr 10, 2026Updated last week
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆70Aug 10, 2024Updated last year
- An open-source design automation framework for Field-coupled Nanotechnologies☆87Updated this week
- Python implementation of an N-gram language model with Laplace smoothing and sentence generation.☆88Feb 9, 2018Updated 8 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆151May 31, 2022Updated 3 years ago
- CPU Design Based on RISCV ISA☆136Jun 14, 2024Updated last year
- 一个开源的FPGA神经网络加速器。☆193Sep 4, 2023Updated 2 years ago
- EPFL logic synthesis benchmarks☆236Mar 3, 2026Updated last month
- C++ logic network library☆289Sep 30, 2025Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fast inference from large lauguage models via speculative decoding☆910Aug 22, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- [ICML 2024] Break the Sequential Dependency of LLM Inference Using Lookahead Decoding☆1,329Mar 6, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,235Sep 18, 2021Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,150Updated this week
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,835Mar 24, 2021Updated 5 years ago
- Open-source implementation of AlphaEvolve☆5,971Mar 18, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,397Apr 11, 2026Updated last week
- 每个人都能看懂的大模型知识分享，LLMs春/秋招大模型面试前必看，让你和面试官侃侃而谈☆6,297Apr 12, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Pretrained Pytorch face detection (MTCNN) and facial recognition (InceptionResnet) models☆5,139Sep 16, 2025Updated 7 months ago
- A framework for few-shot evaluation of language models.☆12,138Apr 8, 2026Updated last week
- 解决Cursor在免费订阅期间出现以下提示的问题: Your request has been blocked as our system has detected suspicious activity / You've reached your trial reque…☆26,221Mar 8, 2026Updated last month
- 🚀🚀 「大模型」2小时完全从0训练64M的小参数GPT！🌏 Train a 64M-parameter GPT from scratch in just 2h!☆46,572Apr 10, 2026Updated last week
- 计算机自学指南☆72,296Feb 24, 2026Updated last month
- A list of Free Software network services and web applications which can be hosted on your own servers☆286,074Apr 9, 2026Updated last week