Alternatives and similar repositories for j1

Users that are interested in j1 are comparing it to the libraries listed below

• jamesbowman / swapforth
  Swapforth is a cross-platform ANS Forth
  ☆290Updated last year
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆82Updated last year
• zylin / zpu
  The Zylin ZPU
  ☆245Updated 10 years ago
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆28Updated 8 months ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆128Updated 11 months ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated last year
• aw / fiveforths
  32-bit RISC-V Forth for microcontrollers
  ☆78Updated 5 months ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆354Updated last year
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆53Updated last year
• zuloloxi / mecrisp-ice
  http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…
  ☆30Updated 8 years ago
• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆55Updated last year
• microCore-VHDL / microCore
  Hardware/Software Co-design environment of a processor core for deterministic real time systems
  ☆38Updated last year
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆85Updated last year
• ThorKn / J1-forth
  Forth for the J1-CPU
  ☆19Updated 8 years ago
• knielsen / ice40_viewer
  ☆61Updated last year
• zylin / zpugcc
  ☆52Updated 8 years ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆227Updated 5 months ago
• wfjm / w11
  PDP-11/70 CPU core and SoC
  ☆124Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆52Updated last month
• howerj / embed
  An embeddable, tiny Forth interpreter with metacompiler.
  ☆101Updated 3 months ago
• drom / quark
  Stack CPU Work In Progress
  ☆30Updated last year
• samawati / j1eforth
  eForth for the j1 simulator and actual J1 FPGAs
  ☆35Updated 10 years ago
• larsbrinkhoff / nybbleForth
  Stack machine with 4-bit instructions
  ☆76Updated 7 years ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆90Updated 4 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆157Updated 6 years ago
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆146Updated 3 weeks ago