Optimizing scheduler. Combinatorial instruction scheduling project.
☆27Jan 7, 2026Updated 2 months ago
Alternatives and similar repositories for OptSched
Users that are interested in OptSched are comparing it to the libraries listed below
Sorting:
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Mar 13, 2026Updated last week
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Noisy language compiler☆17Jul 31, 2024Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆14Oct 30, 2024Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated 2 months ago
- Automata Benchmark Suite☆23Oct 23, 2023Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 4 months ago
- ☆18Aug 9, 2025Updated 7 months ago
- Universal instruction selection☆12Jun 8, 2018Updated 7 years ago
- ☆19Nov 21, 2022Updated 3 years ago
- ☆24Jan 28, 2025Updated last year
- Microbenchmarks for Aarch64 (Cortex A53)☆12Apr 19, 2023Updated 2 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆29Sep 12, 2025Updated 6 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- ☆26Oct 6, 2023Updated 2 years ago
- ☆29Nov 29, 2025Updated 3 months ago
- ☆20Nov 14, 2022Updated 3 years ago
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- ☆11Dec 10, 2025Updated 3 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆33Updated this week
- ☆15Jan 21, 2023Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- ☆13Jan 28, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- Embedded Universal DSL: a good DSL for us, by us☆68Updated this week
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- an approximate compiler☆38May 14, 2020Updated 5 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 6 months ago
- A tunnel for getting behind NATs☆18Nov 23, 2013Updated 12 years ago
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36May 17, 2024Updated last year
- ☆33Sep 9, 2020Updated 5 years ago
- ☆15Apr 11, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- Open Shop Scheduling Problem resolution via Ant Colony Optimization algorithm.☆14Mar 28, 2023Updated 2 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago