CSUS-LLVM / OptSchedLinks
Optimizing scheduler. Combinatorial instruction scheduling project.
☆28Updated 3 weeks ago
Alternatives and similar repositories for OptSched
Users that are interested in OptSched are comparing it to the libraries listed below
Sorting:
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- ☆123Updated this week
- ☆40Updated 3 years ago
- ☆68Updated 6 years ago
- EQueue Dialect☆41Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An out-of-tree MLIR dialect template.☆113Updated last year
- development repository for the open earth compiler☆81Updated 4 years ago
- IREE plugin repository for the AMD AIE accelerator☆119Updated this week
- Data-Centric MLIR dialect☆45Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Updated 2 months ago
- ☆31Updated 3 years ago
- ☆41Updated 3 months ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- MLIR+EqSat☆24Updated 3 weeks ago
- ☆18Updated 3 months ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- ☆36Updated 12 years ago
- Conversions to MLIR EmitC☆134Updated last year
- ☆17Updated 10 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- TPP experimentation on MLIR for linear algebra☆142Updated last week
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- ☆62Updated 10 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆57Updated this week