Alternatives and similar repositories for OptSched

Users that are interested in OptSched are comparing it to the libraries listed below

• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated last year
• jmgorius / mlir-standalone-template
  An out-of-tree MLIR dialect template.
  ☆110Updated last year
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆24Updated 11 months ago
• AzizZayed / DialEgg
  MLIR+EqSat
  ☆18Updated 2 months ago
• stanford-ppl / DAM-RS
  ☆22Updated 8 months ago
• hkust-adsl / gass
  ☆38Updated 3 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• spcl / open-earth-compiler
  development repository for the open earth compiler
  ☆80Updated 4 years ago
• NVlabs / ptxmemorymodel
  ☆64Updated 6 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆34Updated 2 years ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆31Updated 9 months ago
• cornell-zhang / UniSparse
  UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)
  ☆32Updated 11 months ago
• yaohuicai / smoothe-artifact
  ☆16Updated 3 months ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆55Updated this week
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆22Updated last year
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆43Updated 2 years ago
• weiya711 / sam
  ☆18Updated 3 weeks ago
• PolyArch / gem-forge-framework
  ☆26Updated 2 years ago
• pnnl / COMET
  ☆40Updated last month
• epfl-vlsc / parendi
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆24Updated last year
• Xilinx / mlir-air
  ☆114Updated last week
• pku-liang / Hestia
  ☆17Updated 7 months ago
• Xilinx / mlir-xten
  ☆16Updated last week
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆34Updated last year
• ychen306 / vegen
  ☆31Updated 2 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆51Updated last week
• sfu-arch / muir
  ☆24Updated 4 years ago
• akothen / Hydride
  A retargetable and extensible synthesis-based compiler for modern hardware architectures
  ☆13Updated 5 months ago