wlf1998 / CA
计算机体系结构课程
☆17Updated 5 years ago
Alternatives and similar repositories for CA:
Users that are interested in CA are comparing it to the libraries listed below
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- 中国科学院大学高级计算机体系结构课程作业:使用OpenROAD-flow完成RTL到GDS全流程☆24Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 6 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆16Updated 3 years ago
- ☆17Updated last year
- 体系结 构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆72Updated 5 years ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆126Updated 5 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆13Updated last month
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆26Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆12Updated 4 years ago
- all kind of notes, I maybe sort this in the future☆10Updated 2 weeks ago
- ☆36Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Verilog实现单周期非流水线32位RISCV指令集(45条)CPU☆37Updated 4 years ago
- riscv32i-cpu☆19Updated 4 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆75Updated 4 years ago
- Educational materials for RISC-V☆6Updated 4 years ago
- ☆53Updated last month
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- 《自己动手写CPU》一书附带的文件☆78Updated 6 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆46Updated last year
- nscscc2018☆26Updated 6 years ago
- 集成电路设计大赛ARM杯作品,获得2021年ARM企业杯☆14Updated 3 years ago
- Split large FIRRTL into separated modules for incremental compilation.☆10Updated 3 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 4 years ago