This is the repository where I store the layout for chips that I have designed.
☆20Sep 1, 2026Updated last month
Alternatives and similar repositories for chip-gallery
Users that are interested in chip-gallery are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Simulate BIO programs using the open-source RTL!☆32Jul 12, 2026Updated 3 months ago
- Simple SNES HiRes text terminal library and demo with 64 columns☆16May 19, 2019Updated 7 years ago
- My dotfiles☆13Updated this week
- STEP FPGA Development Board - Intel MAX10 FPGA☆20Jun 26, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆16Nov 16, 2022Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Transport Triggered Architecture demo processor for first wafer.space MPW shuttle (gf180mcu)☆35Dec 25, 2025Updated 9 months ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 10 months ago
- ☆12Jun 4, 2021Updated 5 years ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Benchmark and Correctness oracle for matching engines — 5 calibrated workloads, byte-identical consensus, anti-cheat state audit☆35Updated this week
- ☆30Sep 13, 2026Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆111Aug 31, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 3 weeks ago
- Foundational workflow for an open-source GPU☆34Updated this week
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- A wishbone controlled FM transmitter hack☆25Jan 16, 2024Updated 2 years ago
- ☆10Jan 2, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- SNES TST RGB☆27Jan 28, 2022Updated 4 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- Gate array reverse engineering☆31Dec 28, 2025Updated 9 months ago
- Software for interfacing with Qontrol hardware.☆11Jun 11, 2024Updated 2 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Oct 11, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so…☆96Sep 29, 2026Updated 2 weeks ago
- Collection of hardware description languages writings and code snippets☆30Jan 29, 2015Updated 11 years ago
- ☆12Sep 10, 2015Updated 11 years ago
- Empowering everyone to build reliable and efficient software.☆12Oct 6, 2026Updated last week
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- This is the mirror of Plan 9 with applied 9legacy stable+9k patches.☆13Sep 23, 2026Updated 3 weeks ago
- Tools for Uniswap routing analysis and optimization.☆10Sep 8, 2021Updated 5 years ago