Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.
☆21Feb 8, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA-DepthMap-Basys3
Users that are interested in FPGA-DepthMap-Basys3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Integration of two camera 📷 modules to Basys 3 FPGA☆46Feb 8, 2023Updated 3 years ago
- ☆23Jan 14, 2014Updated 12 years ago
- High performance embedded systems for stereoscopic vision☆11Jul 23, 2019Updated 6 years ago
- 🖼 A utility to extract depth maps from images taken with an iPhone in portrait mode☆18Sep 14, 2019Updated 6 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- ☆12Aug 1, 2020Updated 5 years ago
- [NeurIPS2023] PanoGRF: Generalizable Spherical Radiance Fields for Wide-baseline Panoramas(or 360-degree image)☆40Oct 10, 2024Updated last year
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Apr 28, 2026Updated last month
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆36May 29, 2026Updated 2 weeks ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Boosting Omnidirectional Stereo Matching with a Pre-trained Depth Foundation Model☆21Oct 8, 2025Updated 8 months ago
- Implementation of stereo matching with census transform and semi-global matching☆23Sep 29, 2019Updated 6 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 10 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆31Jul 18, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆88Jul 21, 2022Updated 3 years ago
- Using Tensorflow Lite for Microcontrollers to run a neural network to classify images of clothing. Run on ESP32 as standalone computation…☆14Jul 29, 2020Updated 5 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 3 months ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Verilog modules required to get the OV7670 camera working☆83Jul 26, 2018Updated 7 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Source Code for "Real-Time Dense Stereo Matching with ELAS on FPGA Accelerated Embedded Devices"☆34Mar 13, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ESL-CGRA-simulator☆21Apr 10, 2026Updated 2 months ago
- goodies for pyboard and micropython☆19Nov 28, 2021Updated 4 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆53Jun 4, 2026Updated last week
- Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs☆42Sep 20, 2020Updated 5 years ago
- Fast and Simple Equirectangular Rotating python code 😎☆25Feb 14, 2021Updated 5 years ago
- FHIR Ballerina templates☆103Mar 24, 2025Updated last year
- Automated pipeline for visual 3D reoncstructions using video footage of a UAV flight. Includes a collection of programs and packages for …☆25May 12, 2017Updated 9 years ago