Alternatives and similar repositories for RISC-V-ALE

Users that are interested in RISC-V-ALE are comparing it to the libraries listed below

• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 11 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated this week
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆56Updated 5 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆26Updated 5 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆73Updated 2 months ago
• machdyne / kakao
  Kakao Linux
  ☆38Updated 6 months ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 months ago
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆56Updated last year
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆133Updated last year
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆76Updated last year
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• ruenahcmohr / OneBit
  Assembler for a 1 bit processor made around a ROM chip
  ☆39Updated last year
• andportnoy / riscv-disassembler
  A minimal RISC-V RV32I disassembler
  ☆56Updated 4 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆66Updated 4 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• kvakil / 0asm
  x86 assembler in 512 bytes of x86 machine code
  ☆38Updated 6 years ago
• depp / elf2dos
  Convert ELF executables to DOS executables
  ☆31Updated 6 years ago
• clausecker / palanqin
  ARM Cortex M0 emulator for DOS
  ☆29Updated 2 years ago
• mikeakohn / micro68k
  Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.
  ☆16Updated last year
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆51Updated last year
• devzendo / transputer-emulator
  This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…
  ☆21Updated this week
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated 2 years ago
• librerpi / lk
  LK embedded kernel
  ☆26Updated 10 months ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆19Updated 4 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆53Updated 6 months ago
• mikeakohn / w65c832
  W65C832 (32 bit 6502) in an FPGA.
  ☆65Updated 3 months ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆55Updated last week