Alternatives and similar repositories for RISC-V-ALE

Users that are interested in RISC-V-ALE are comparing it to the libraries listed below

• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆84Updated 5 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated last week
• krakenlake / vmon
  RISC-V machine code monitor
  ☆41Updated this week
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆52Updated last year
• technoblogy / lisp-riscv-compiler
  A Lisp compiler to RISC-V machine code written in Lisp
  ☆31Updated 7 months ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆72Updated last year
• classilla / 6o6
  Why can't the 6502 virtualize itself? Good question.
  ☆18Updated last year
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆50Updated last year
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated 10 months ago
• alexfru / regal86
  Register Allocator for 8086
  ☆75Updated last year
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 10 years ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆62Updated 3 months ago
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆24Updated 4 years ago
• regymm / buildroot
  buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
  ☆27Updated last year
• yottatsa / 80188
  80188 single board computer
  ☆23Updated 2 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• semidynamics / fbDOOM-RISCV
  fbDOOM with RISC-V Vector optimizations
  ☆15Updated last year
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• devzendo / transputer-emulator
  This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…
  ☆20Updated 9 months ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated last week
• machdyne / kakao
  Kakao Linux
  ☆35Updated last week
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆32Updated 11 months ago
• raspberrypi / armulet
  ☆17Updated 9 months ago