Alternatives and similar repositories for RISC-V-ALE

Users that are interested in RISC-V-ALE are comparing it to the libraries listed below

• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆85Updated 5 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• ghaerr / blink16
  Tiny visual 8086 emulator based on Blink
  ☆72Updated last year
• technoblogy / lisp-riscv-compiler
  A Lisp compiler to RISC-V machine code written in Lisp
  ☆31Updated 8 months ago
• machdyne / kakao
  Kakao Linux
  ☆36Updated 3 weeks ago
• fiberhood / MorphleLogic
  Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD
  ☆22Updated 2 years ago
• semidynamics / fbDOOM-RISCV
  fbDOOM with RISC-V Vector optimizations
  ☆15Updated last year
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 10 years ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated 11 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• technoblogy / ulisp-riscv
  A version of the Lisp programming language for RISC-V based boards.
  ☆29Updated 5 months ago
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• j-core / jcore-soc
  J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.
  ☆24Updated 4 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• RaymiiOrg / viless
  Tiny vi text editor clone with enough features to be truly useful
  ☆24Updated 2 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 4 years ago
• classilla / 6o6
  Why can't the 6502 virtualize itself? Good question.
  ☆18Updated last year
• devzendo / transputer-emulator
  This is a portable, open source emulator of the 32-bit Inmos T414/T800/T801/T805 Transputer family, and a host/file I/O Server that inter…
  ☆20Updated 9 months ago
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 3 years ago
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆49Updated 3 weeks ago
• imihajlow / ccpu-cc
  A C11 compiler for the discrete logic computer
  ☆20Updated last year
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• pineapple-one / hardware-eagle
  Hardware design files in Autodesk Eagle
  ☆24Updated 4 years ago
• theandrew168 / derzforth
  Bare-metal Forth implementation for RISC-V
  ☆52Updated last year