Systemverilog and UVM exercises inspired by ziglings
☆34Oct 26, 2026Updated this week
Alternatives and similar repositories for brokenBench
Users that are interested in brokenBench are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A hardware verification framework in Rust, inspired by the UVM.☆14Updated this week
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- Design Verification Engineer interview preparation guide.☆62Jul 20, 2025Updated last year
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆117Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jul 9, 2025Updated last year
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- Anor Londo Lighting Fix v1.1 – Enhances Anor Londo’s lighting by restoring missing light sources, improving shadows, and balancing bright…☆14Aug 11, 2025Updated last year
- ☆14Aug 8, 2026Updated 2 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆22Aug 23, 2026Updated 2 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆34Feb 24, 2026Updated 8 months ago
- APB verification using UVM☆15Sep 7, 2026Updated last month
- ☆12Updated this week
- ☆16Jul 28, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- ☆14Feb 1, 2025Updated last year
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆176Aug 20, 2026Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- A Simple Flask App to interact with your Machine Translation Model☆13Feb 26, 2020Updated 6 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆99Jul 14, 2026Updated 3 months ago
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆16Oct 2, 2026Updated 3 weeks ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- VHDL related news.☆27Updated this week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Auto tagging of stack overflow questions. Used dataset: https://www.kaggle.com/stackoverflow/stacksample☆11May 25, 2020Updated 6 years ago
- An interactive map of the MIT Manipal Campus.☆15Jun 24, 2025Updated last year
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- Digital logic benchmark suite☆94Sep 28, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- topology-aware RNA compiler built on MLIR☆20Sep 4, 2026Updated last month
- An abstract model of EDA tool projects.☆14Oct 18, 2026Updated last week
- OHWR's website☆16Updated this week
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 4 months ago