A LaTeX template for Tampere University theses in the fields of technology
☆16Jun 24, 2021Updated 5 years ago
Alternatives and similar repositories for tau-latex-thesis-template
Users that are interested in tau-latex-thesis-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- Various examples for Chisel HDL☆33Mar 20, 2022Updated 4 years ago
- Repository that provide a wrapper to use the software TCAD Sentaurus with Python.☆68Jul 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public release☆59Sep 3, 2019Updated 6 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 3 years ago
- 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting☆94Oct 24, 2017Updated 8 years ago
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- Vector processor for RISC-V vector ISA☆141Oct 19, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- scpptool is a command line tool to help enforce a memory and data race safe subset of C++.☆174Jun 23, 2026Updated 3 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆164Jun 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆176Mar 4, 2026Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- TCAD Semiconductor Device Simulator☆288Jan 17, 2026Updated 6 months ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- Turning PySpark Into a Universal DataFrame API☆527Updated this week
- A collection of safe data types that are compatible with, and can substitute for, common unsafe native c++ types☆421Apr 27, 2026Updated 2 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆453Apr 22, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- A C++20 library for sequence-orientated programming☆745Mar 27, 2026Updated 3 months ago
- Documenting the Xilinx 7-series bit-stream format.☆903Jun 5, 2025Updated last year
- The most over-engineered C++ assertion library☆720Mar 9, 2026Updated 4 months ago
- Digital Design with Chisel☆922Updated this week
- Dataflow compiler for QNN inference on FPGAs☆1,028Updated this week
- fmtlog is a performant fmtlib-style logging library with latency in nanoseconds.☆1,022Feb 13, 2025Updated last year
- KLayout Main Sources☆1,138Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CMake module to speed up builds.☆1,299Dec 23, 2019Updated 6 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,868Mar 25, 2026Updated 3 months ago
- C++20 μ(micro)/Unit Testing framework☆1,431Feb 14, 2026Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,894Updated this week
- Circuit IR Compilers and Tools☆2,201Updated this week
- A lightweight, dependency-free library for binding Lua to C++☆1,776Oct 13, 2025Updated 9 months ago
- Zero overhead utilities for preventing bugs at compile time☆1,643Oct 13, 2025Updated 9 months ago