A LaTeX template for Tampere University theses in the fields of technology
☆16Jun 24, 2021Updated 5 years ago
Alternatives and similar repositories for tau-latex-thesis-template
Users that are interested in tau-latex-thesis-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 9 months ago
- ☆14Jan 22, 2026Updated 8 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 2 months ago
- Sound event detection with depthwise separable and dilated convolutions.☆53Mar 30, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Repository that provide a wrapper to use the software TCAD Sentaurus with Python.☆70Jul 4, 2024Updated 2 years ago
- Boost.org signals2 module☆89Aug 12, 2026Updated last month
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting☆95Oct 24, 2017Updated 8 years ago
- The MiBench testsuite, extended for use in general embedded environments☆120Nov 2, 2012Updated 13 years ago
- PYNQ support and examples for Kria SOMs☆144Aug 12, 2026Updated last month
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- A simple C++ 03/11/etc timer class for ~microsecond-precision cross-platform benchmarking. The implementation is as limited and as simple…☆155Jul 8, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆181Mar 4, 2026Updated 6 months ago
- High performance C++11 signals☆179Jul 24, 2019Updated 7 years ago
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 10 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Rodinia benchmark☆201Apr 14, 2023Updated 3 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- Simple, flexible and modular assertion macro.☆230Dec 23, 2025Updated 9 months ago
- Boost Logging library☆212Aug 16, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- TCAD Semiconductor Device Simulator☆305Aug 16, 2026Updated last month
- An opinionated code formatter for Julia. Plot twist - the opinion is your own.☆644Sep 6, 2026Updated 2 weeks ago
- Performance benchmark framework for C++ with nanoseconds measure precision☆337Sep 8, 2026Updated 2 weeks ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago
- Turning PySpark Into a Universal DataFrame API☆532Updated this week
- Sound event localization, detection, and tracking of multiple overlapping and moving sources in 2D spherical space using convolutional re…☆408Nov 21, 2022Updated 3 years ago
- A collection of safe data types that are compatible with, and can substitute for, common unsafe native c++ types☆421Apr 27, 2026Updated 4 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆463Apr 22, 2026Updated 5 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Boost.org python module☆537Sep 2, 2026Updated 2 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- A simple to use, composable, command line parser for C++ 11 and beyond☆602Jul 29, 2026Updated last month
- Common SystemVerilog components☆800Updated this week
- match(it): A lightweight single-header pattern-matching library for C++17 with macro-free APIs.☆649Jan 22, 2026Updated 8 months ago
- A C++20 library for sequence-orientated programming☆749Sep 15, 2026Updated last week