A LaTeX template for Tampere University theses in the fields of technology
☆16Jun 24, 2021Updated 4 years ago
Alternatives and similar repositories for tau-latex-thesis-template
Users that are interested in tau-latex-thesis-template are comparing it to the libraries listed below
Sorting:
- ☆15Apr 17, 2022Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆14Jan 22, 2026Updated last month
- Register Allocator for 8086☆78Aug 20, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated last week
- ☆44Feb 6, 2025Updated last year
- C library for the emulation of reduced-precision floating point types☆55Apr 2, 2023Updated 2 years ago
- Repository that provide a wrapper to use the software TCAD Sentaurus with Python.☆58Jul 4, 2024Updated last year
- Public release☆58Sep 3, 2019Updated 6 years ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting☆93Oct 24, 2017Updated 8 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Oct 31, 2022Updated 3 years ago
- PYNQ support and examples for Kria SOMs☆126Aug 20, 2024Updated last year
- Vector processor for RISC-V vector ISA☆140Oct 19, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- scpptool is a command line tool to help enforce a memory and data race safe subset of C++.☆173Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆170Mar 4, 2026Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- TCAD Semiconductor Device Simulator☆254Jan 17, 2026Updated 2 months ago
- Lightweight C++20 testing framework.☆306Feb 2, 2026Updated last month
- Syntax highlighting and other enhancements for the Julia REPL☆815Oct 16, 2025Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- match(it): A lightweight single-header pattern-matching library for C++17 with macro-free APIs.☆641Jan 22, 2026Updated last month
- CUDA programming in Julia.☆1,392Updated this week
- Automatically update function definitions in a running Julia session☆1,328Updated this week
- ☆768Jan 22, 2026Updated last month
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- SystemVerilog compiler and language services☆985Updated this week
- Dataflow compiler for QNN inference on FPGAs☆954Updated this week
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- KLayout Main Sources☆1,062Mar 14, 2026Updated last week
- A (work-in-progress) nextgen Doxygen for C++☆967Sep 12, 2025Updated 6 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,132Mar 11, 2026Updated last week
- Drawing Bayesian networks, graphical models, tensors, technical frameworks, and illustrations in LaTeX.☆1,985May 26, 2025Updated 9 months ago
- C++20 μ(micro)/Unit Testing framework☆1,420Feb 14, 2026Updated last month