Alternatives and similar repositories for q27:

Users that are interested in q27 are comparing it to the libraries listed below

• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆138Updated last week
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• CTSRD-CHERI / axe
  Consistency checker for memory subsystem traces
  ☆14Updated 8 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆119Updated 10 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆98Updated 5 years ago
• librecores / librecores-web
  LibreCores Web Site
  ☆35Updated 2 years ago
• leviathanch / SITCON
  Slides for the talk I have very soon
  ☆12Updated 6 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆19Updated last month
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago
• msoeken / kitty
  C++ truth table library
  ☆51Updated 10 months ago
• P3109 / Public
  materials available to the public
  ☆23Updated 2 months ago
• fredrik-johansson / flint
  My copy of FLINT -- please use https://github.com/flintlib/flint/ for development
  ☆82Updated this week
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 6 years ago
• llvm-mirror / polly
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆88Updated 5 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated last year
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• sifive / RiscvSpecFormal
  The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…
  ☆76Updated 4 years ago
• SanDisk-Open-Source / riscv-fw-infrastructure
  Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...
  ☆52Updated 3 years ago
• ucb-sejits / ctree
  A C-family AST implementation designed to be an IR for DSL compilers.
  ☆16Updated 7 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆47Updated 7 years ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆86Updated 2 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆47Updated 4 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆36Updated 9 months ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 5 years ago