27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
☆96Oct 24, 2017Updated 9 years ago
Alternatives and similar repositories for q27
Users that are interested in q27 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 4 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- ☆13Sep 30, 2020Updated 6 years ago
- ☆22Feb 23, 2016Updated 10 years ago
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- LaTeX source for "Programming CUDA and OpenCL: A Case Study Using Modern C++ Libraries"☆13May 22, 2014Updated 12 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- R package providing Asio C++ library header files☆13Jul 27, 2026Updated 3 months ago
- Compare HDLs☆12Feb 9, 2015Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- All my Kaggle Notebooks that I've published☆16Oct 24, 2024Updated 2 years ago
- doppioDB - A hardware accelerated database☆53May 2, 2017Updated 9 years ago
- ☆12Jun 17, 2022Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 3 years ago
- Native macro key support without any extra hardware. CUE SDK enhanced☆10Feb 2, 2021Updated 5 years ago
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- EU GNU Radio Days 2021 challenge solution☆11Jun 24, 2021Updated 5 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Collection of examples for the MiniSat API☆16Feb 1, 2011Updated 15 years ago
- Utilities for the XESS FPGA Boards.☆14Dec 26, 2022Updated 3 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Oct 21, 2026Updated last week
- Proof of concept use of linux-inject and proces patching☆39Feb 20, 2017Updated 9 years ago
- RF powermeter with USB-interface☆15Aug 30, 2026Updated 2 months ago
- Presentation materials for the 2016 Berkeley C++ Summit☆14Oct 20, 2016Updated 10 years ago
- Tools for designing RF components and networks☆13Aug 23, 2022Updated 4 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Container repository for Rigel architecture tools☆17Mar 13, 2012Updated 14 years ago
- ☆14Oct 13, 2026Updated 2 weeks ago
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago