preusser / q27
27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
☆80Updated 7 years ago
Alternatives and similar repositories for q27:
Users that are interested in q27 are comparing it to the libraries listed below
- A circuit toolkit☆100Updated 5 years ago
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- ☆25Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 9 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Algorithmic C Datatypes☆122Updated 4 months ago
- My copy of FLINT -- please use https://github.com/flintlib/flint/ for development☆82Updated last week
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- A Header-Only CDCL SAT Solver for Programming Contest☆67Updated 5 years ago
- Library to plot integer sets and maps☆49Updated 8 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆221Updated this week
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- materials available to the public☆24Updated 5 months ago
- C++ truth table library☆53Updated last year
- Space Invaders game implemented with VHDL☆153Updated 9 years ago
- C++ header-only reasoning library☆14Updated 9 months ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆144Updated 5 years ago
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆126Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆89Updated 5 years ago