Alternatives and similar repositories for q27

Users that are interested in q27 are comparing it to the libraries listed below

• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆57Updated 2 months ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆12Updated 8 years ago
• fredrik-johansson / flint
  My copy of FLINT -- please use https://github.com/flintlib/flint/ for development
  ☆82Updated this week
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆87Updated 3 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• cjdrake / pyeda
  Python EDA
  ☆329Updated 6 months ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 8 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• ucb-sejits / ctree
  A C-family AST implementation designed to be an IR for DSL compilers.
  ☆17Updated 8 years ago
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆49Updated 8 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• arminbiere / lingeling
  Lingeling SAT Solver
  ☆102Updated last year
• niklasso / minisatp
  The Pseudo-Boolean Solver MiniSat+
  ☆28Updated 12 years ago
• periscop / cloog
  The CLooG Code Generator in the Polyhedral Model
  ☆47Updated 2 years ago
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆126Updated last month
• ivmai / cudd
  CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…
  ☆131Updated 2 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 5 years ago
• CMU-SAFARI / rowhammer
  Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…
  ☆227Updated 9 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• llvm-mirror / polly
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆88Updated 5 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆125Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆34Updated 3 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆144Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 5 years ago