preusser / q27
27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
☆80Updated 7 years ago
Alternatives and similar repositories for q27:
Users that are interested in q27 are comparing it to the libraries listed below
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆87Updated 5 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Consistency checker for memory subsystem traces☆17Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆79Updated 3 months ago
- Useful utilities for BAR projects☆31Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 3 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- C++ truth table library☆52Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- The CLooG Code Generator in the Polyhedral Model☆46Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- LibreCores Web Site☆36Updated 2 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆116Updated 2 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆26Updated 11 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A SAT solver implementation in VHDL, team tussle☆20Updated 8 years ago
- Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple…☆36Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago