Alternatives and similar repositories for q27

Users that are interested in q27 are comparing it to the libraries listed below

• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆107Updated 5 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 6 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆57Updated 5 years ago
• CMU-SAFARI / rowhammer
  Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…
  ☆233Updated 10 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆151Updated 2 months ago
• bthies / streamit
  The StreamIt compiler infrastructure.
  ☆71Updated 9 years ago
• admk / soap
  soap - Structural Optimisation of Arithmetic Programs
  ☆24Updated 9 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆153Updated last month
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• ucb-sejits / ctree
  A C-family AST implementation designed to be an IR for DSL compilers.
  ☆17Updated 8 years ago
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆53Updated 9 years ago
• cjdrake / pyeda
  Python EDA
  ☆341Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆31Updated 3 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆168Updated 5 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• vtsynergy / OpenDwarfs
  The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…
  ☆100Updated 6 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆27Updated 5 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆121Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 6 months ago
• emilk / ram_bench
  A benchmark for random memory accesses
  ☆127Updated 3 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆65Updated 3 years ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆86Updated 3 years ago
• llvm-mirror / polly
  Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project
  ☆88Updated 6 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated last month
• parallella / parallella-riscv
  RISC-V port to Parallella Board
  ☆13Updated 9 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 10 years ago
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆133Updated last month
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆45Updated 10 months ago