preusser / q27Links
27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
☆92Updated 8 years ago
Alternatives and similar repositories for q27
Users that are interested in q27 are comparing it to the libraries listed below
Sorting:
- A circuit toolkit☆106Updated 5 years ago
- CUDD Decision Diagram Package☆150Updated 3 weeks ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- Python EDA☆340Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- Library to plot integer sets and maps☆53Updated 9 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- A benchmark for random memory accesses☆126Updated 3 years ago
- The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…☆98Updated 6 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆88Updated 6 years ago
- C++ truth table library☆64Updated 5 months ago
- Simple recursive and iterative SAT solver written in Python.☆123Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- A C-family AST implementation designed to be an IR for DSL compilers.☆17Updated 8 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Updated 3 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…☆230Updated 10 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆230Updated this week
- LibreCores Web Site☆36Updated 3 years ago
- The StreamIt compiler infrastructure.☆71Updated 9 years ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆44Updated 2 years ago