preusser / q27Links
27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
☆91Updated 8 years ago
Alternatives and similar repositories for q27
Users that are interested in q27 are comparing it to the libraries listed below
Sorting:
- A circuit toolkit☆106Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- C++ truth table library☆63Updated 4 months ago
- RISC-V port to Parallella Board☆13Updated 9 years ago
- The StreamIt compiler infrastructure.☆71Updated 9 years ago
- The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…☆98Updated 6 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- Python EDA☆337Updated 11 months ago
- A generic test bench written in Bluespec☆56Updated 5 years ago
- A benchmark for random memory accesses☆124Updated 3 years ago
- CUDD Decision Diagram Package☆147Updated this week
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆88Updated 6 years ago
- A SAT solver implementation in VHDL, team tussle☆21Updated 9 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- The Pseudo-Boolean Solver MiniSat+☆29Updated 13 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- Library to plot integer sets and maps☆53Updated 9 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24Updated 9 years ago
- Lingeling SAT Solver☆105Updated last year