27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
☆94Oct 24, 2017Updated 8 years ago
Alternatives and similar repositories for q27
Users that are interested in q27 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- Automatically exported from code.google.com/p/asy4cn☆11Jul 11, 2022Updated 4 years ago
- FPGA Clock Configuration Device Driver for Linux☆33Dec 4, 2025Updated 7 months ago
- ☆23Feb 23, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- ☆13Sep 30, 2020Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- R package providing Asio C++ library header files☆13Updated this week
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- ☆22Aug 2, 2019Updated 6 years ago
- doppioDB - A hardware accelerated database☆52May 2, 2017Updated 9 years ago
- Connectal is a framework for software-driven hardware development.☆179Oct 16, 2023Updated 2 years ago
- ☆26Jul 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jun 17, 2022Updated 4 years ago
- Communicate asynchronously with DGT boards☆15Dec 26, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆45Oct 21, 2019Updated 6 years ago
- Tensor network contraction order optimizers (not only) for OMEinsum☆37Jul 10, 2026Updated last week
- Object Notation for Markup Language☆23Updated this week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- ☆28Jun 25, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Jun 12, 2024Updated 2 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Tools for constructing and analyzing quantum low density partity check (qLDPC) codes.☆12Jan 16, 2026Updated 6 months ago
- Identifying the compiler family, version and compiler flags that generated a binary☆21Dec 19, 2019Updated 6 years ago
- ASIO Cooperative Task for await-based coroutine☆16Sep 8, 2018Updated 7 years ago
- Fast packet processing using CPUs☆39Jan 23, 2017Updated 9 years ago
- Presentation materials for the 2016 Berkeley C++ Summit☆14Oct 20, 2016Updated 9 years ago
- Solutions to the Google foobar challenges made to me☆12Jun 6, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated 3 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆14Jan 22, 2026Updated 5 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago