Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.
☆35Apr 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for Zynq-XADC-DMA-lwIP
Users that are interested in Zynq-XADC-DMA-lwIP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆79Mar 21, 2026Updated last month
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆67Dec 11, 2025Updated 4 months ago
- PYNQ for Zybo board☆14Jan 30, 2026Updated 3 months ago
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆20Jul 4, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆15Dec 25, 2023Updated 2 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- ☆12Dec 10, 2025Updated 4 months ago
- Example project of a C++ native code Python3 module with Pybind11 managed by CMake and vcpkg☆12Jan 9, 2019Updated 7 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 7 months ago
- CMSIS-DAP debug probe based on STM32F042☆10May 19, 2019Updated 6 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- An ultra-low noise amplifier to measure low-noise LDO/OPA's wide band output noise, and many other interesting measurements. Referred to …☆32Jul 4, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CologneChip GateMate FPGA Module: GMM-7550☆30Jan 17, 2026Updated 3 months ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- grblHAL plugin for networking protocols (Telnet, WebSocket, FTP, HTTP) and related utilities on top of LwIP☆14Mar 31, 2026Updated last month
- ☆14Dec 18, 2022Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated 2 years ago
- TradingViewCAT(Catch and Throw) Use TV webhooks to place orders on cryptocurrency exchanges.☆11Apr 4, 2020Updated 6 years ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- tuya_iot_sdk_for_RTL8710BN☆11Mar 8, 2020Updated 6 years ago
- GDB Stub for RT-Thread(already in RT-Thread master)☆17Jan 10, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- RT-Thread network samples☆13Apr 4, 2023Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- 6502 microprocessor emulator; library and command line utility☆19Mar 18, 2023Updated 3 years ago
- verilog☆21Jun 26, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 基于verilog实现了ISP图像处理IP(Altera EP4CE6)☆23Jul 15, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆21Nov 9, 2025Updated 5 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- network packets capture in C language based on libpcap☆15Sep 23, 2022Updated 3 years ago
- Trading Dollar cost averaging☆10Mar 6, 2023Updated 3 years ago
- ☆14Oct 3, 2023Updated 2 years ago
- Tracealyzer demonstration using STM32F429I-DISCO, streams over USB-CDC.☆15Mar 7, 2018Updated 8 years ago