An HDL design for sending data over Ethernet
☆49Sep 13, 2025Updated 6 months ago
Alternatives and similar repositories for fpga-ethernet-udp
Users that are interested in fpga-ethernet-udp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆13Apr 27, 2022Updated 3 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last month
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆66Mar 15, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 5 months ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆63Oct 20, 2022Updated 3 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Nov 23, 2013Updated 12 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- Golang package for PCI Express data transfers☆13Apr 24, 2018Updated 7 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Examples showing how to use SWIG to wrap MATLAB Coder generated C and C++ code for other languages☆11Apr 10, 2023Updated 2 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- Configure NVMe by CLI, and test it with fio!☆17Updated this week
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 weeks ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- The FreePMU project delivers an open source Phasor Measurement Unit (PMU) for power system analysis based on the STM32F769 Discovery kit …☆13Aug 25, 2022Updated 3 years ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆100Sep 14, 2023Updated 2 years ago
- This is an ERC20 implementation that prevents sandwich attacks (MEV) by implementing a 3 minute cooldown on all buys/transfers. There is …☆11May 21, 2022Updated 3 years ago
- Demo FreeRTOS project targeting stm32 with LCD☆11May 6, 2014Updated 11 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- (wip) LAN Instrument standard implemented on a STM32f7 Nucleo board using Ethernet / LwIP / SCPI / FreeRTOS☆27Dec 31, 2021Updated 4 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- Smart Grid State Estimation with PMUs TimeSynchronization Errors☆12Dec 1, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- App Designer library for professional apps building☆14Oct 18, 2021Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Implements SHA-256 Algorithm☆16May 26, 2020Updated 5 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆908Updated this week
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- ☆20May 5, 2020Updated 5 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆15Sep 26, 2022Updated 3 years ago