An HDL design for sending data over Ethernet
☆49Sep 13, 2025Updated 10 months ago
Alternatives and similar repositories for fpga-ethernet-udp
Users that are interested in fpga-ethernet-udp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆14Apr 27, 2022Updated 4 years ago
- ☆19Jul 21, 2020Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jul 7, 2026Updated last week
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆68Mar 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆68Oct 20, 2022Updated 3 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆53Nov 23, 2013Updated 12 years ago
- ☆11Jul 16, 2020Updated 6 years ago
- Simple hash table on Verilog (SystemVerilog)☆54Apr 3, 2016Updated 10 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Integrating MATLAB Code with Hand Written C, C++ or C# Code☆12Jul 11, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆68Jan 10, 2024Updated 2 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Examples showing how to use SWIG to wrap MATLAB Coder generated C and C++ code for other languages☆11Apr 10, 2023Updated 3 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆17Oct 11, 2018Updated 7 years ago
- Demo for Melexis MLX90640 sensor using mikromedia 7 for STM32F7☆19Dec 9, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 3 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- The FreePMU project delivers an open source Phasor Measurement Unit (PMU) for power system analysis based on the STM32F769 Discovery kit …☆14Aug 25, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 3 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- Demo FreeRTOS project targeting stm32 with LCD☆11May 6, 2014Updated 12 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆104Sep 14, 2023Updated 2 years ago
- ☆11Feb 17, 2019Updated 7 years ago
- (wip) LAN Instrument standard implemented on a STM32f7 Nucleo board using Ethernet / LwIP / SCPI / FreeRTOS☆29Dec 31, 2021Updated 4 years ago
- Smart Grid State Estimation with PMUs TimeSynchronization Errors☆14Dec 1, 2020Updated 5 years ago
- App Designer library for professional apps building☆14Oct 18, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Implements SHA-256 Algorithm☆16May 26, 2020Updated 6 years ago
- verilog modules☆15May 4, 2020Updated 6 years ago
- ☆20May 5, 2020Updated 6 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆16Sep 26, 2022Updated 3 years ago
- ☆18Dec 5, 2025Updated 7 months ago