Alternatives and similar repositories for USB-PD-Verilog:

Users that are interested in USB-PD-Verilog are comparing it to the libraries listed below

• briansune / USB-PD-3.1-Verilog
  USB-PD-3.1-Verilog
  ☆12Updated 8 months ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆37Updated 4 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆114Updated 2 years ago
• circuitvalley / mipi_dsi_bridge_fpga
  Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com
  ☆105Updated 9 months ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆60Updated 2 years ago
• no2fpga / no2usb
  Nitro USB FPGA core
  ☆84Updated 10 months ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆25Updated 4 years ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆86Updated 4 years ago
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆53Updated 11 months ago
• NNNILabs / Multislope-3I
  Improved multislope ADC
  ☆20Updated 3 months ago
• joshajohnson / ecp5-mini
  ECP5 FPGA in an "S7 Mini" form factor
  ☆79Updated 3 years ago
• esynr3z / proto245
  🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
  ☆35Updated 3 years ago
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆74Updated last year
• ultraembedded / openlogicbit
  Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
  ☆127Updated 3 years ago
• PCB-Arts / zynq-feather
  ☆47Updated 3 years ago
• antmicro / artix-dc-scm
  Experimental Xilinx Artix-7 driven Data Center Security Communication Module
  ☆49Updated last year
• ChinaQMTECH / QMTECH_XC7K325T_CORE_BOARD
  ☆36Updated 3 years ago
• AnlogicInfo / anlogic-usbjtag
  A far more light version anlogic-jtag cable with some enhanced functions.
  ☆46Updated 4 months ago
• BrianHGinc / BrianHG-DDR3-Controller
  DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…
  ☆72Updated 9 months ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆59Updated 2 years ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆205Updated 2 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆75Updated 3 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last week
• j-marjanovic / jtag-quartus-ft232h
  ☆44Updated 2 years ago
• fjullien / migen_litex_tutorials
  ☆103Updated last year
• Hello-FPGA / ZYNQ7020_Core_Board
  This is xc7z020clg400 FPGA hardware core board design
  ☆38Updated last year
• openXC7 / xc7k325t-blinky-nextpnr
  ☆44Updated 2 years ago
• kholia / xvc-esp32
  Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.
  ☆94Updated 3 years ago
• perehinik / Logic_Analyzer_PCB
  KiCad PCB project of Logic Analyzer
  ☆36Updated 4 years ago
• briansune / FPGA-Camera-MIPI-DVP-Verilog
  FPGA Camera Parallel & MIPI Verilog
  ☆20Updated 2 months ago