briansune / USB-PD-Verilog
USB Type-C Power Delivery FPGA
☆19Updated 2 years ago
Alternatives and similar repositories for USB-PD-Verilog:
Users that are interested in USB-PD-Verilog are comparing it to the libraries listed below
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆60Updated 2 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- Delta Sigma DAC FPGA☆36Updated last year
- USB-PD-3.1-Verilog☆12Updated 10 months ago
- PID controller☆19Updated 10 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆61Updated 2 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- ☆36Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last week
- ☆44Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆90Updated 3 years ago
- USB 2.0 Device IP Core☆59Updated 7 years ago
- Audio controller (I2S, SPDIF, DAC)☆82Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆105Updated 10 months ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆97Updated 3 years ago
- ☆47Updated 3 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆47Updated 5 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆42Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆29Updated 8 years ago
- Collection of projects for various FPGA development boards☆43Updated 9 months ago
- Simple mono FM Radio.☆46Updated 8 years ago